High speed, high resolution and low power approaches for SAR A/D converter

被引：0

作者：

Tong, Xingyuan ^{[1
]}

Yang, Yintang ^{[1
]}

Zhu, Zhangming ^{[1
]}

Xiao, Yan ^{[2
]}

Chen, Jianming ^{[2
]}

机构：

[1] Xidian Univ, Inst Microelect, Xian, Peoples R China

[2] Semicond Mfg Int Corp, IP Design Serv Div 2, Shanghai, Peoples R China

来源：

2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8 | 2009年

关键词：

SAR A/D converter; novel R-C combination based approach; high speed; high resolution; low power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Through the review and analysis of traditional and some recently, reported conversion methods in SAR A/D converters, high speed, high resolution and low power approaches for SAR A/D converter are discussed. Based on SMIC 65nm CMOS technology, two typical low power methods reported in previous works are validated by circuit design and simulation. Design challenges and considerations of high speed SAR A/D converter are presented. Moreover, C-R combination based high resolution approach is discussed. Finally, a novel R-C combination based method is also addressed and a 10-bit SAR A/D converter with this approach is implemented in SMIC 90nm CMOS process.

引用

页码：2489 / +

页数：2

共 50 条

[1] A High Speed Low Power Pipelined SAR Analog to Digital Converter [J].

Kuo, Ko-Chi .

17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,

[2] A Low Voltage Low Power and High Speed Binary Search Analog to Digital Converter [J].

Badawy, Ahmed ;

Hegazi, Emad .

2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, :280-283

[3] High Resolution High Power Low Frequency Digital-to-analog Converter [J].

Puidokas, V. ;

Marcinkevicius, A. J. .

MECHATRONIC SYSTEMS AND MATERIALS: MECHATRONIC SYSTEMS AND ROBOTICS, 2010, 164 :133-138

[4] A Fast Bootstrapped Switch for High-Speed High-Resolution A/D Converter [J].

Huang, Guanzhong ;

Lin, Pingfen .

PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, :382-385

[5] A fast low power window-opening logic for high speed SAR ADC [J].

Lu, Yuxiao ;

Fan, Chaojie ;

Sun, Lu ;

Li, Zhe ;

Zhou, Jianjun .

IEICE ELECTRONICS EXPRESS, 2014, 11 (14)

[6] High-Speed and Low-Power Logic for SAR ADC [J].

Xu, Daiguo ;

Xu, Shiliu .

2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), 2017, :1166-1170

[7] All-digital A/D converter TAD with high-resolution and low-power for sensor/RF digitization [J].

Takamoto Watanabe ;

Tomohito Terasawa .

Analog Integrated Circuits and Signal Processing, 2013, 77 :449-457

[8] All-digital A/D converter TAD with high-resolution and low-power for sensor/RF digitization [J].

Watanabe, Takamoto ;

Terasawa, Tomohito .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 77 (03) :449-457

[9] A Low Power High Resolution Time to Digital Converter for ADPLL Application [J].

Molaei, Hasan ;

Hajsadeghi, Khosrow .

2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, :667-670

[10] DESIGN OF LOW POWER HIGH-SPEED SAR ADC-A REVIEW [J].

Devitha, P. S. ;

George, Anuja .

PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019), 2019, :864-868

← 1 2 3 4 5 →