3-D Resistance Model for Phase-Change Memory Cell

被引：3

作者：

Chen, Yihan ^{[1
]}

Kwong, Kit Chu ^{[1
]}

Lin, Xinnan ^{[2
]}

Song, Zhitang ^{[3
]}

Chan, Mansun ^{[1
]}

机构：

[1] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Hong Kong, Hong Kong, Peoples R China

[2] Peking Univ Shenzhen, Sch Elect & Comp Engn, Grad Sch, Key Lab Integrated Microsyst,Sch Elect & Comp Eng, Shenzhen 518055, Peoples R China

[3] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Key Lab Funct Mat Informat, Shanghai 200050, Peoples R China

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2014年 / 61卷 / 12期

基金：

中国国家自然科学基金;

关键词：

3-D; conformal mapping; phase-change (PC) radius; phase-change memory (PCM); resistance model; COMPACT MODEL;

D O I：

10.1109/TED.2014.2365012

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a 3-D resistance model is proposed for phase-change (PC) memory cell based on cell geometry and RESET current. Explicit expression is developed for PC radius in terms of RESET current, cell geometry, and material property. Conformal mappings are used for SET and RESET resistance calculation in 2-D models, which solve the problem of current crowding in structures with complex boundary condition. In the 3-D model development, additional spreading resistance is considered, together with the bulk resistance stemmed from 2-D model to form the eventual complete expression. Models show good consistency with finite element simulation and experimental data.

引用

页码：4098 / 4104

页数：7

共 25 条

[1]

Bedeschi Ferdinando, 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P428, DOI 10.1109/ISSCC.2008.4523240

[2] STATIC TEMPERATURE DISTRIBUTION IN IC CHIPS WITH ISOTHERMAL HEAT SOURCES [J].

BILOTTI, AA .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1974, ED21 (03) :217-226

[3] Experimental Analysis of RESET Resistance Distribution in Phase Change Memories [J].

Braga, Stefania ;

Cabrini, Alessandro ;

Torelli, Guido .

PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2009, :108-111

[4] Phase change memory technology [J].

Burr, Geoffrey W. ;

Breitwisch, Matthew J. ;

Franceschini, Michele ;

Garetto, Davide ;

Gopalakrishnan, Kailash ;

Jackson, Bryan ;

Kurdi, Buelent ;

Lam, Chung ;

Lastras, Luis A. ;

Padilla, Alvaro ;

Rajendran, Bipin ;

Raoux, Simone ;

Shenoy, Rohit S. .

JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2010, 28 (02) :223-262

[5]

Chen C.-F., 2009, Memory Workshop, P1

[6] Compact Thermal Model for Vertical Nanowire Phase-Change Memory Cells [J].

Chen, I-Ru ;

Pop, Eric .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (07) :1523-1528

[7] Modeling of Set and Reset Operations of Phase-Change Memory Cells [J].

Faraclas, Azer ;

Williams, Nicholas ;

Gokirmak, Ali ;

Silva, Helena .

IEEE ELECTRON DEVICE LETTERS, 2011, 32 (12) :1737-1739

[8]

Happ T., 2006, S VLSI TECHNOLOGY DI, P120, DOI 10.1109/VLSIT.2006.1705246

[9] Analytical model for subthreshold conduction and threshold switching in chalcogenide-based memory devices [J].

Ielmini, Daniele ;

Zhang, Yuegang .

JOURNAL OF APPLIED PHYSICS, 2007, 102 (05)

[10] Compact Verilog-A model of phase-change RAM transient behaviors for multi-level applications [J].

Jung, Chul-Moon ;

Lee, Eun-Sub ;

Min, Kyeong-Sik ;

Kang, Sung-Mo .

SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2011, 26 (10)

← 1 2 3 →