PACT XPP -: A self-reconfigurable data processing architecture

被引：161

作者：

Baumgarte, V ^{[1
]}

Ehlers, G ^{[1
]}

May, F ^{[1
]}

Nückel, A ^{[1
]}

Vorbach, M ^{[1
]}

Weinhardt, M ^{[1
]}

机构：

[1] PACT Informat Technol AG, D-80939 Munich, Germany

来源：

JOURNAL OF SUPERCOMPUTING | 2003年 / 26卷 / 02期

关键词：

reconfigurable processor; adaptive computing; run-time reconfiguration; partial reconfiguration; XPP;

D O I：

10.1023/A:1024499601571

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The eXtreme Processing Platform (XPP(TM)) is a new runtime-reconfigurable data processing architecture. It is based on a hierarchical array of coarsegrain, adaptive computing elements, and a packet-oriented communication network. The strength of the XPP TM technology originates from the combination of array processing with unique, powerful run-time reconfiguration mechanisms. Parts of the array can be configured rapidly in parallel while neighboring computing elements are processing data. Reconfiguration is triggered externally or even by special event signals originating within the array, enabling self-reconfiguring designs. The XPP TM architecture is designed to support different types of parallelism: pipelining, instruction level, data flow, and task level parallelism. Therefore this technology is well suited for applications in multimedia, telecommunications, simulation, signal processing (DSP), graphics, and similar stream-based application domains. The anticipated peak performance of the first commercial device running at 150 MHz is estimated to be 57.6 GigaOps/sec, with a peak I/O bandwidth of several GByte/sec. Simulated applications achieve up to 43.5 GigaOps/sec (32-bit fixed point).

引用

页码：167 / 184

页数：18

共 19 条

[1]

BAUMGARTE V, 2001, P INT C ENG REC SYST

[2] The Garp architecture and C compiler [J].

Callahan, TJ ;

Hauser, JR ;

Wawrzynek, J .

COMPUTER, 2000, 33 (04) :62-+

[3]

CARDOSO JMP, 2002, P FIELD PROGR LOG AP

[4]

EBELING C, 1996, P FIELD PROGR LOG AP

[5]

HARTENSTEIN R, 1994, P FIELD PROGR LOG 4

[6]

HAUSER JR, 1997, P FPGAS CUST COMP MA

[7]

LEE M, 2000, J VLSI SIGNAL PROCES

[8]

MIYAMORI T, 1998, P FPGAS CUST COMP MA

[9]

*PACT INF GMBH, 2001, XDS US MAN US MAPP S

[10]

*PACT INF GMBH, 2001, XPP TECHN WHIT PAP

← 1 2 →