Implementation of a parallel SAD based wavefront sensor architecture on FPGA

被引：1

作者：

Kincses, Zoltan ^{[1
]}

Nagy, Zoltan ^{[2
]}

Orzo, Laszlo ^{[2
]}

Szolgay, Peter ^{[2
]}

Mezo, Gyoergy ^{[3
]}

机构：

[1] Univ Pannonia, Dept Elect Engn & Informat Syst, Veszprem, Hungary

[2] Hungarian Acad Sci, Inst Comp & Automat, Cellular Sensory & Wave Comp Lab, Budapest, Hungary

[3] Heliophys Observat, Debrecen, Hungary

来源：

2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2 | 2009年

关键词：

FPGA; wavefront sensor; SAD; ADAPTIVE OPTICS;

D O I：

10.1109/ECCTD.2009.5275110

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Wavefront aberration caused by turbulent or rapidly changing media can considerably degrade the performance of an imaging system. Adaptive optics can dynamically compensate these wavefront distortions and so provide corrected imaging. We developed an affordable adaptive optic system which combines CMOS sensor and LCOS display technology with the FPGA devices parallel computing capabilities. High speed and accurate wavefront sensor is fundamental part of any adaptive optic system. In this paper, an efficient FPGA implementation of the Sum of Absolute Differences (SAD) algorithm is introduced which accomplish correlation based wavefront sensing. This architecture was implemented on a Spartan-3 FPGA and is capable to measure the incoming wavefront at the speed of sensor data acquisition speed.

引用

页码：823 / +

页数：2

共 50 条

[41] Parallel voting RANSAC and its implementation on FPGA [J].

Jiang, Jie ;

Ling, Si-Rui .

Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2014, 36 (05) :1145-1150

[42] Design and Implementation of a Handshake Join Architecture on FPGA [J].

Oge, Yasin ;

Miyoshi, Takefumi ;

Kawashima, Hideyuki ;

Yoshinaga, Tsutomu .

IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (12) :2919-2927

[43] Parallel memory architecture for elliptic curve cryptography over GF(p) aimed at efficient FPGA implementation [J].

Laue, Ralf ;

Huss, Sorin A. .

JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 51 (01) :39-55

[44] Dynamically Reconfigurable Parallel Architecture Implementation of 2D Convolution for Image Processing over FPGA [J].

Jahiruzzaman, Md. ;

Saha, Shumit ;

Hawlader, Md. Abul Khayum .

2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION COMMUNICATION TECHNOLOGY (ICEEICT 2015), 2015,

[45] High Performance FPGA-based Implementation of a Parallel Multiplier-Accumulator [J].

Cieplucha, Marek .

MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, :485-489

[46] A FPGA-based parallel semi-naive Bayes classifier implementation [J].

Choi, Sun-Wook ;

Lee, Chong Ho .

IEICE ELECTRONICS EXPRESS, 2013, 10 (19)

[47] Parallel RX algorithm implementation based on the FPGA and multi-DSP system [J].

Zhao, B. (zbw8200980@163.com), 1600, Science Press (41) :152-156

[48] A fast traffic lane detection system based on parallel processors and FPGA implementation [J].

Li Y.-J. ;

Zhang W.-C. ;

Wu N.-J. .

Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2010, 32 (12) :2901-2906

[49] An FPGA based parametrisable system for parallel 2-D FFT implementation [J].

Uzun, IS ;

Amira, A ;

Bensaali, F .

CCCT 2003, VOL 3, PROCEEDINGS, 2003, :267-270

[50] FPGA Implementation of Low Power DTCWT Based OFDM Architecture for Smart Meters [J].

Sam, Duney D. ;

Jayadevappa, D. ;

Raj, P. Cyril Prasanna .

INTERNATIONAL CONFERENCE ON INTELLIGENT DATA COMMUNICATION TECHNOLOGIES AND INTERNET OF THINGS, ICICI 2018, 2019, 26 :256-265

← 1 2 3 4 5 →