Implementation of a parallel SAD based wavefront sensor architecture on FPGA

被引:1
作者
Kincses, Zoltan [1 ]
Nagy, Zoltan [2 ]
Orzo, Laszlo [2 ]
Szolgay, Peter [2 ]
Mezo, Gyoergy [3 ]
机构
[1] Univ Pannonia, Dept Elect Engn & Informat Syst, Veszprem, Hungary
[2] Hungarian Acad Sci, Inst Comp & Automat, Cellular Sensory & Wave Comp Lab, Budapest, Hungary
[3] Heliophys Observat, Debrecen, Hungary
来源
2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2 | 2009年
关键词
FPGA; wavefront sensor; SAD; ADAPTIVE OPTICS;
D O I
10.1109/ECCTD.2009.5275110
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Wavefront aberration caused by turbulent or rapidly changing media can considerably degrade the performance of an imaging system. Adaptive optics can dynamically compensate these wavefront distortions and so provide corrected imaging. We developed an affordable adaptive optic system which combines CMOS sensor and LCOS display technology with the FPGA devices parallel computing capabilities. High speed and accurate wavefront sensor is fundamental part of any adaptive optic system. In this paper, an efficient FPGA implementation of the Sum of Absolute Differences (SAD) algorithm is introduced which accomplish correlation based wavefront sensing. This architecture was implemented on a Spartan-3 FPGA and is capable to measure the incoming wavefront at the speed of sensor data acquisition speed.
引用
收藏
页码:823 / +
页数:2
相关论文
共 50 条
  • [21] Design and implementation of FPGA based communication architecture for control system
    Zhang A.-K.
    Wang W.-M.
    Hu X.-H.
    Huang W.-J.
    Zhejiang Daxue Xuebao(Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2010, 44 (04): : 659 - 664
  • [22] FPGA-Based Architecture for Implementation of Discrete Sine Transform
    Jain, Anamika
    Pandey, Neeta
    Jain, Priyanka
    ADVANCES IN SYSTEM OPTIMIZATION AND CONTROL, 2019, 509 : 13 - 22
  • [23] Design and Implementation of Fast FPGA Based Architecture for Reversible Watermarking
    Ghosh, Sudip
    Kundu, Buoy
    Datta, Debopam
    Maity, Santi P.
    Rahaman, Hafizur
    2013 INTERNATIONAL CONFERENCE ON ELECTRICAL INFORMATION AND COMMUNICATION TECHNOLOGY (EICT), 2013,
  • [24] Rapid and highly integrated FPGA-based Shack-Hartmann wavefront sensor for adaptive optics system
    Chen, Yi-Pin
    Chang, Chia-Yuan
    Chen, Shean-Jen
    ADAPTIVE OPTICS AND WAVEFRONT CONTROL FOR BIOLOGICAL SYSTEMS IV, 2018, 10502
  • [25] Parallel FPGA implementation of DCD algorithm
    Liu, Jie
    Quan, Zhi
    Zakharov, Yuriy
    PROCEEDINGS OF THE 2007 15TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING, 2007, : 331 - +
  • [26] Design and Implementation of Image Sensor Data Capture Based on FPGA
    Krainyk Y.
    SN Computer Science, 5 (1)
  • [27] ARC 2014: A Multidimensional FPGA-Based Parallel DBSCAN Architecture
    Scicluna, Neil
    Bouganis, Christos-Savvas
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2015, 9 (01)
  • [28] An Efficient FPGA-Based Parallel Phase Unwrapping Hardware Architecture
    Chen, Huan-Yuan
    Hsu, Shu-Hao
    Hwang, Wen-Jyi
    Cheng, Chau-Jern
    IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2017, 3 (04): : 996 - 1007
  • [29] Real-time implementation of the spiral algorithm for Shack-Hartmann wavefront sensor pattern sorting on an FPGA
    Mauch, Steffen
    Reger, Johann
    MEASUREMENT, 2016, 92 : 63 - 69
  • [30] Dual port memory based parallel programmable architecture for DSP in FPGA
    Zabolotny, Wojciech M.
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2010, 2010, 7745