共 50 条
- [1] High-Speed, SAD Based Wavefront Sensor Architecture Implementation on FPGA JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 64 (03): : 279 - 290
- [2] High-Speed, SAD Based Wavefront Sensor Architecture Implementation on FPGA Journal of Signal Processing Systems, 2011, 64 : 279 - 290
- [3] Hardware implementation of parallel SOARS using FPGA based multiprocessor architecture AGENT-BASED APPROACHES IN ECONOMIC AND SOCIAL COMPLEX SYSTEMS IV, 2007, 3 : 199 - +
- [5] Architecture Design of FPGA-Based Wavefront Processor for Correlating Shack-Hartmann Sensor 2008 INTERNATIONAL CONFERENCE ON OPTICAL INSTRUMENTS AND TECHNOLOGY: OPTICAL SYSTEMS AND OPTOELECTRONIC INSTRUMENTS, 2009, 7156
- [6] Hardware Architecture and FPGA Implementation of a Parallel Elitism-based Compact Genetic Algorihm TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 1606 - +
- [7] Parallel Hardware Architecture and FPGA Implementation of a Differential Evolution Algorithm TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,
- [8] An Architecture Design of SAD Based Template Matching for Fast Queue Counter in FPGA 2016 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2016, : 40 - 43
- [9] Research on Parallel Architecture of OpenCL-Based FPGA SMART COMPUTING AND COMMUNICATION, SMARTCOM 2017, 2018, 10699 : 27 - 38