Implementation of a parallel SAD based wavefront sensor architecture on FPGA

被引:1
|
作者
Kincses, Zoltan [1 ]
Nagy, Zoltan [2 ]
Orzo, Laszlo [2 ]
Szolgay, Peter [2 ]
Mezo, Gyoergy [3 ]
机构
[1] Univ Pannonia, Dept Elect Engn & Informat Syst, Veszprem, Hungary
[2] Hungarian Acad Sci, Inst Comp & Automat, Cellular Sensory & Wave Comp Lab, Budapest, Hungary
[3] Heliophys Observat, Debrecen, Hungary
来源
2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2 | 2009年
关键词
FPGA; wavefront sensor; SAD; ADAPTIVE OPTICS;
D O I
10.1109/ECCTD.2009.5275110
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Wavefront aberration caused by turbulent or rapidly changing media can considerably degrade the performance of an imaging system. Adaptive optics can dynamically compensate these wavefront distortions and so provide corrected imaging. We developed an affordable adaptive optic system which combines CMOS sensor and LCOS display technology with the FPGA devices parallel computing capabilities. High speed and accurate wavefront sensor is fundamental part of any adaptive optic system. In this paper, an efficient FPGA implementation of the Sum of Absolute Differences (SAD) algorithm is introduced which accomplish correlation based wavefront sensing. This architecture was implemented on a Spartan-3 FPGA and is capable to measure the incoming wavefront at the speed of sensor data acquisition speed.
引用
收藏
页码:823 / +
页数:2
相关论文
共 50 条
  • [1] High-Speed, SAD Based Wavefront Sensor Architecture Implementation on FPGA
    Kincses, Zoltan
    Orzo, Laszlo
    Nagy, Zoltan
    Mezo, Gyorgy
    Szolgay, Peter
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 64 (03): : 279 - 290
  • [2] High-Speed, SAD Based Wavefront Sensor Architecture Implementation on FPGA
    Zoltán Kincses
    László Orzó
    Zoltán Nagy
    György Mező
    Péter Szolgay
    Journal of Signal Processing Systems, 2011, 64 : 279 - 290
  • [3] Hardware implementation of parallel SOARS using FPGA based multiprocessor architecture
    Tanuma, Hideki
    Deguchi, Hiroshi
    Shimizu, Tetsuo
    AGENT-BASED APPROACHES IN ECONOMIC AND SOCIAL COMPLEX SYSTEMS IV, 2007, 3 : 199 - +
  • [4] FPGA implementation of a stereo matching processor based on window-parallel-and-pixel-parallel architecture
    Hariyama, M
    Kobayashi, Y
    Sasaki, H
    Kameyama, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (12) : 3516 - 3522
  • [5] Architecture Design of FPGA-Based Wavefront Processor for Correlating Shack-Hartmann Sensor
    Peng, Xiaofeng
    Li, Mei
    Rao, ChangHui
    2008 INTERNATIONAL CONFERENCE ON OPTICAL INSTRUMENTS AND TECHNOLOGY: OPTICAL SYSTEMS AND OPTOELECTRONIC INSTRUMENTS, 2009, 7156
  • [6] Hardware Architecture and FPGA Implementation of a Parallel Elitism-based Compact Genetic Algorihm
    Jewajinda, Yutana
    Chongstitvatana, Prabhas
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 1606 - +
  • [7] Parallel Hardware Architecture and FPGA Implementation of a Differential Evolution Algorithm
    Jewajinda, Yutana
    TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,
  • [8] An Architecture Design of SAD Based Template Matching for Fast Queue Counter in FPGA
    Adiono, Trio
    Adhinata, Mahendra Drajat
    Prihatiningrum, Novi
    Disastra, Ricky
    Putra, Rachmad Vidya Wicaksana
    Salman, Amy Hamidah
    2016 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2016, : 40 - 43
  • [9] Research on Parallel Architecture of OpenCL-Based FPGA
    Zhang, Yi
    Cai, Ye
    Luo, Qiuming
    SMART COMPUTING AND COMMUNICATION, SMARTCOM 2017, 2018, 10699 : 27 - 38
  • [10] Real-Time Implementation of Parallel Architecture Based Noise Minimization from Speech Signals on FPGA
    Gupta, Deepak Kumar
    Gupta, Vijay Kumar
    Chandra, Mahesh
    Verma, Gaurav
    WIRELESS PERSONAL COMMUNICATIONS, 2018, 103 (03) : 1941 - 1963