Implementation of DVB-RCS turbo decoder for satellite on-board processing

被引：4

作者：

Bartolazzi, A ^{[1
]}

Cardarilli, G ^{[1
]}

Del Re, A ^{[1
]}

Giancristofaro, D ^{[1
]}

Re, M ^{[1
]}

机构：

[1] Alenia Aerospazio, I-00131 Rome, Italy

来源：

1ST IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS FOR COMMNICATIONS, PROCEEDINGS | 2002年

关键词：

digital circuits and systems; decoder; turbo codes;

D O I：

10.1109/OCCSC.2002.1029065

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The objective of the present paper is to provide a description of a turbo decoding algorithm for turbo codes [1] standardised for DVB-RCS [2]. It also presents the associated design architecture implemented in Very high speed integrated circuit Hardware Description Language (VHDL), as well as synthesis on a specific Field Programmable Gate Array (FPGA). The decoding structure was tested using a rapid prototyping system based on high-density Xilinx FPGAs.

引用

页码：142 / 145

页数：4

共 10 条

[1]

BAHL LR, 1974, IEEE T INFORM THEORY, V20, P248

[2]

BENEDETTO S, 1998, EUROPEAN T COMMUNICA, V9

[3]

BERROU C, 1993, NEAR SHANNON LIMIT E, P1064

[4]

*DVB, 2000, INERACTION CHANNEL S

[5]

ELIA C, 1996, IEEE T BROADCASTING, V42

[6]

GIANCRISTOFARO D, 2000, P EMPS WORKSH IEEE E

[7]

ROBERTSON P, 1995, INT C COMM ICC 95 SE

[8]

RYAN WE, UNPUB TURBO CODE TUT

[9] An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes [J].

Viterbi, AJ .

IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1998, 16 (02) :260-264

[10]

VOGT J, 2000, ELECT LETT, V36

← 1 →