A Fault-Tolerant and Congestion-Aware Routing Algorithm for Networks-on-Chip

被引:0
作者
Valinataj, Mojtaba [1 ,2 ]
Mohammadi, Siamak [1 ]
Plosila, Juha [2 ]
Liljeberg, Pasi [2 ]
机构
[1] Univ Tehran, Sch Elect & Comp Engn, Tehran, Iran
[2] Univ Turku, Dept Informat Technol, Turku, Finland
来源
PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS | 2010年
关键词
Network-on-Chip; fault-tolerance; routing algorithm; traffic; reconfiguration;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a fault-tolerant routing algorithm for mesh-based Networks-on-Chip (NoC) with faulty links. It is a distributed, adaptive and congestion-aware routing algorithm where only two virtual channels are used for both adaptiveness and fault-tolerance. The proposed routing method has a multi-level fault-tolerance capability and therefore it is capable to tolerate more faulty links in more complicated faulty situations with additional hardware costs. The network performance, fault-tolerance capability and hardware overhead are evaluated through appropriate simulations. The experimental results show that the overall reliability of a Network-on-Chip is significantly enhanced against multiple link failures or partially faulty routers with only a small hardware overhead.
引用
收藏
页码:139 / 144
页数:6
相关论文
共 13 条
[1]   FAULT-TOLERANT WORMHOLE ROUTING ALGORITHMS FOR MESH NETWORKS [J].
BOPPANA, RV ;
CHALASANI, S .
IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (07) :848-864
[2]  
DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
[3]  
Fick D, 2009, DES AUT TEST EUROPE, P21
[4]  
Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
[5]   A fault-aware dynamic routing algorithm for on-chip networks [J].
Hosseini, Amir ;
Ragheb, Tamer ;
Massoud, Yehia .
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, :2653-2656
[6]   DyXY - A proximity congestion-aware deadlock-free dynamic routing method for Network on Chip [J].
Li, Ming ;
Zeng, Qing-An ;
Jone, Wen-Ben .
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, :849-+
[7]   HERMES:: an infrastructure for low area overhead packet-switching networks on chip [J].
Moraes, F ;
Calazans, N ;
Mello, A ;
Möller, L ;
Ost, L .
INTEGRATION-THE VLSI JOURNAL, 2004, 38 (01) :69-93
[8]  
Park D, 2006, I C DEPEND SYS NETWO, P93
[9]   An improved algorithm for fault-tolerant wormhole routing in meshes [J].
Sui, PH ;
Wang, SD .
IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (09) :1040-1042
[10]  
Ubar R., 2003, TESTING STRATEGIES N, P131