Design and Hardware Implementation of Bit Length Adjustable Cosine and Sine Generator with CORDIC Algorithm in FPGA

被引：0

作者：

Ozkilbac, Bahadir ^{[1
]}

Karacali, Tevhit ^{[1
]}

机构：

[1] Ataturk Univ, Elekt Elekt Muhendisligi, Erzurum, Turkey

来源：

2020 12TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO) | 2020年

关键词：

D O I：

10.1109/ELECO51834.2020.00013

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Today, the need for hardware architectures with fast calculation, high usage area efficiency and accuracy are increasing in digital systems. Therefore, the algorithm used for the hardware to be designed and the number format in which this algorithm operates are quite important. In this study the hardware that calculates the cosine and sinus trigonometric functions commonly used in digital applications is designed in FPGA with Coordinate Rotation Digital Computer (CORDIC) algorithm which combines the three feature mentioned. The designed hardware operates in a two-complement signed integer format and the bit length is adjustable by the user. Thus, a design with the advantages of high speed and usage area efficiency as well as flexibility has been created. Simulation and implementation of the design is done for the Xilinx Artix-7 FPGA model in Vivado software.

引用

页码：145 / 149

页数：5

共 50 条

[41] Implementation of DCT using variable iterations CORDIC algorithm on FPGA
Mane, Mansi
Patil, Dhanshree
Sutaone, Mukul S.
Sadalage, Akshay
2014 First International Conference on Computational Systems and Communications (ICCSC), 2014, : 379 - 383
[42] Hardware Implementation of Finite Impulse Response and Discrete Cosine Transform On FPGA
Setiawan, Hendra
Lukistriya, Fahmi
2018 INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND SMART DEVICES (ISESD 2018): SMART DEVICES FOR BIG DATA ANALYTIC AND MACHINE LEARNING, 2018, : 196 - 201
[43] Design and Implementation of an Efficient Modified CORDIC Algorithm
Xue, Yuan
Ma, Zhongsong
2019 IEEE 4TH INTERNATIONAL CONFERENCE ON SIGNAL AND IMAGE PROCESSING (ICSIP 2019), 2019, : 480 - 484
[44] FPGA hardware implementation scheme for AQM algorithm
Yang, Xiao-Ping
Zheng, Nan
Chen, Hong
Wang, Ya-Jun
Jilin Daxue Xuebao (Gongxueban)/Journal of Jilin University (Engineering and Technology Edition), 2013, 43 (02): : 472 - 479
[45] FPGA hardware implementation of the LZMA compression algorithm
College of Integrated Circuits, Southeast University, Nanjing
210018, China
不详
210018, China
Beijing Hangkong Hangtian Daxue Xuebao, 3 (375-382):
[46] Hardware Implementation of KLMS Algorithm using FPGA
Ren, Xiaowei
Ren, Pengju
Chen, Badong
Min, Tai
Zheng, Nanning
PROCEEDINGS OF THE 2014 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2014, : 2276 - 2281
[47] The hardware implementation of a genetic algorithm model with FPGA
Tu, L
Zhu, MC
Wang, JX
2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 374 - 377
[48] FPGA based hardware implementation of Bat Algorithm
Ben Ameur, Mohamed Sadok
Sakly, Anis
APPLIED SOFT COMPUTING, 2017, 58 : 378 - 387
[49] FPGA Implementation of Hardware Efficient Algorithm for Image Contrast Enhancement Using Xilinx System Generator
Wilson, Garnet
Premson, Y.
INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, SCIENCE AND TECHNOLOGY (ICETEST - 2015), 2016, 24 : 1141 - 1148
[50] HARDWARE ALGORITHM FOR COMPUTING SINE AND COSINE USING REDUNDANT BINARY REPRESENTATION.
Systems and Computers in Japan, 1987, 18 (08): : 1 - 9

← 1 2 3 4 5 →