Design and Hardware Implementation of Bit Length Adjustable Cosine and Sine Generator with CORDIC Algorithm in FPGA

被引：0
|
作者：
Ozkilbac, Bahadir [1 ]
Karacali, Tevhit [1 ]
机构：
[1] Ataturk Univ, Elekt Elekt Muhendisligi, Erzurum, Turkey
来源：
2020 12TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO) | 2020年
关键词：
D O I：
10.1109/ELECO51834.2020.00013
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Today, the need for hardware architectures with fast calculation, high usage area efficiency and accuracy are increasing in digital systems. Therefore, the algorithm used for the hardware to be designed and the number format in which this algorithm operates are quite important. In this study the hardware that calculates the cosine and sinus trigonometric functions commonly used in digital applications is designed in FPGA with Coordinate Rotation Digital Computer (CORDIC) algorithm which combines the three feature mentioned. The designed hardware operates in a two-complement signed integer format and the bit length is adjustable by the user. Thus, a design with the advantages of high speed and usage area efficiency as well as flexibility has been created. Simulation and implementation of the design is done for the Xilinx Artix-7 FPGA model in Vivado software.
引用
收藏
页码：145 / 149
页数：5
相关论文
共 50 条
  • [31] Interval sine and cosine functions computation based on variable-precision CORDIC algorithm
    Hormigo, J
    Villalba, J
    Zapata, EL
    14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 186 - 193
  • [32] Design and FPGA Implementation of a Pseudo Random Bit Generator Using Chaotic Maps
    Khanzadi, Himan
    Eshghi, Mohammad
    Borujeni, Shahram Etemadi
    IETE JOURNAL OF RESEARCH, 2013, 59 (01) : 63 - 73
  • [33] Interval sine and cosine functions computation based on variable-precision CORDIC algorithm
    Hormigo, J.
    Villalba, J.
    Zapata, E.L.
    Proceedings - Symposium on Computer Arithmetic, 1999, : 186 - 193
  • [34] Hardware design and implementation of a novel ANN-based chaotic generator in FPGA
    Alcin, Murat
    Pehlivan, Ihsan
    Koyuncu, Ismail
    OPTIK, 2016, 127 (13): : 5500 - 5505
  • [35] Implementation of IP Core of Fast Sine and Cosine Operation through FPGA
    Shang, Yalei
    2012 INTERNATIONAL CONFERENCE ON FUTURE ENERGY, ENVIRONMENT, AND MATERIALS, PT B, 2012, 16 : 1253 - 1258
  • [36] A hardware implementation in FPGA of the Rijndael algorithm
    Chitu, C
    Chien, D
    Chien, C
    Verbauwhede, I
    Chang, F
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 507 - 510
  • [37] Scalable Pipelined CORDIC Architecture Design and Implementation in FPGA
    Adiono, Trio
    Purba, Randy Saut
    2009 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS, VOLS 1 AND 2, 2009, : 628 - 631
  • [38] A memory-efficient and high-speed sine/cosine generator based on parallel CORDIC rotations
    Hsiao, SF
    Hu, YH
    Juang, TB
    IEEE SIGNAL PROCESSING LETTERS, 2004, 11 (02) : 152 - 155
  • [39] FPGA implementation of Digital Down Converter using CORDIC algorithm
    Agarwal, Ashok
    Lakshmi, B.
    INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEM DESIGN, 2013, 8760
  • [40] FPGA Implementation of a Novel Type DDS Based on CORDIC Algorithm
    Huang, J. -M.
    Chen, Z.
    Guo, H.
    Han, K.
    ADVANCES IN COMPUTER SCIENCE, INTELLIGENT SYSTEM AND ENVIRONMENT, VOL 2, 2011, 105 : 183 - 188
12345