Root cause of charge loss in a nitride-based localized trapping memory cell

被引:31
作者
Furnemont, Arnaud
Rosmeulen, Maarten
van der Zanden, Koen
Van Houdt, Jan
De Meyer, Kristin
Maes, Herman
机构
[1] Interuniv Microelect Ctr, B-3001 Heverlee, Belgium
[2] Infineon Technol AG, Munich, Germany
关键词
charge trapping; nitride; nonvolatile memory (NVM); redistribution; retention; NROM;
D O I
10.1109/TED.2007.895238
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Data retention loss mechanisms in nitride-based localized trapping memory devices are investigated with various electrical measurements and Medici simulations. First, the effect of program and erase cycles on device behavior is determined in terms of bottom oxide degradation and nitride charge profile evolution. Even if a strong degradation of the interface is observed, there is no important impact of this degradation on the cell behavior. However, the nitride charge profile-evolves with cycling and leads to a three-pole electron-hole-electron profile over the channel region. Second, the interface trap annealing, the tunneling through the bottom oxide, and the lateral redistribution are studied in order to determine which mechanism plays the main role in the threshold voltage shift after cycling. The retention performance is dominated by a lateral redistribution of charges in the nitride layer.
引用
收藏
页码:1351 / 1359
页数:9
相关论文
共 14 条
  • [1] NROM: A novel localized trapping, 2-bit nonvolatile memory cell
    Eitan, B
    Pavan, P
    Bloom, I
    Aloni, E
    Frommer, A
    Finzi, D
    [J]. IEEE ELECTRON DEVICE LETTERS, 2000, 21 (11) : 543 - 545
  • [2] The nature of HT Vt shift in NROM memory transistors
    Fuks, D
    Kiv, A
    Roizin, Y
    Gutman, M
    Avichail-Bibi, R
    Maximova, T
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (02) : 304 - 313
  • [3] FURNEMONT A, 2006, P NON VOL SEM MEM WO, P66
  • [4] Data retention reliability model of NROM nonvolatile memory products
    Janai, M
    Eitan, B
    Shappir, A
    Lusky, E
    Bloom, I
    Cohen, G
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (03) : 404 - 415
  • [5] JANAI M, 2005, P IEEE INT REL PHYS, V43, P175
  • [6] KIM K, 2006, P IEEE NONV SEM MEM, P9
  • [7] DISCHARGE OF MNOS STRUCTURES
    LUNDKVIST, L
    LUNDSTROM, I
    SVENSSON, C
    [J]. SOLID-STATE ELECTRONICS, 1973, 16 (07) : 811 - +
  • [8] NIEBEL A, 2006, P NON VOL SEM MEM WO, P6
  • [9] Characterization of the spatial charge distribution in local charge-trapping memory devices using the charge-pumping technique
    Rosmeulen, M
    Breuil, L
    Lorenzini, M
    Haspeslag, L
    Van Houdt, J
    De Meyer, K
    [J]. SOLID-STATE ELECTRONICS, 2004, 48 (09) : 1525 - 1530
  • [10] Spatial characterization of localized charge trapping and charge redistribution in the NROM device
    Shappir, A
    Levy, D
    Shacham-Diamand, Y
    Lusky, E
    Bloom, I
    Eitan, B
    [J]. SOLID-STATE ELECTRONICS, 2004, 48 (09) : 1489 - 1495