An improved physically based compact c-v model for mos devices with HIGH-K gate dielectrics

被引:0
作者
Bin Shams, Md. Itrat [1 ]
Habib, K. M. Masum [1 ]
Mikaill, Rajib [1 ]
Khosru, Quazi Deen Mohd [1 ]
Zainuddin, A. N. M. [1 ]
Haque, A. [2 ]
机构
[1] Bangladesh Univ Engn & Technol, Dept Elect & Elect Engn, Dhaka 1000, Bangladesh
[2] East West Univ, Dept Elect & Elect Engn, Dhaka 1212, Bangladesh
来源
ICECE 2006: PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING | 2006年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An improved compact gate C-V model for MOS devices with high-k gate dielectrics is proposed. The model accurately includes the effect of wave function penetration into the gate dielectric. It is based on making lambda, the exponent of the Airy function solution of the eigenenergy, dependent on the characteristics of the dielectric material and on the substrate doping density. Comparison with experimental C-V data shows that the proposed model is more accurate than existing model which consider a constant value of lambda for all dielectric materials and doping densities.
引用
收藏
页码:518 / +
页数:2
相关论文
共 9 条
  • [1] Physical and electrical characterization of ultrathin yttrium silicate insulators on silicon
    Chambers, JJ
    Parsons, GN
    [J]. JOURNAL OF APPLIED PHYSICS, 2001, 90 (02) : 918 - 933
  • [2] Accurate modeling of gate capacitance in deep submicron MOSFETs with high-K gate-dielectrics
    Hakim, MMA
    Haque, A
    [J]. SOLID-STATE ELECTRONICS, 2004, 48 (07) : 1095 - 1100
  • [3] A comparison of wave-function penetration effects on gate capacitance in deep submicron n- and p-MOSFETs
    Haque, A
    Kauser, MZ
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (09) : 1580 - 1587
  • [4] Accumulation gate capacitance of MOS devices with ultrathin high-k gate dielectrics:: Modeling and characterization
    Islam, Ahmad Ehteshamul
    Haque, Anisul
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (06) : 1364 - 1372
  • [5] A physically based compact gate C-V model for ultrathin (EOT∼1 nm and below) gate dielectric MOS devices
    Li, F
    Mudanai, S
    Register, LF
    Banerjee, SK
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (06) : 1148 - 1158
  • [6] Understanding the effects of wave function penetration on the inversion layer capacitance of NMOSFETs
    Mudanai, S
    Register, LF
    Tasch, AF
    Banerjee, SK
    [J]. IEEE ELECTRON DEVICE LETTERS, 2001, 22 (03) : 145 - 147
  • [7] Evaluation of silicon surface nitridation effects on ultra-thin ZrO2 gate dielectrics
    Nieh, R
    Choi, R
    Gopalan, S
    Onishi, K
    Kang, CS
    Cho, HJ
    Krishnan, S
    Lee, JC
    [J]. APPLIED PHYSICS LETTERS, 2002, 81 (09) : 1663 - 1665
  • [8] A comparison of quantum-mechanical capacitance-voltage simulators
    Richter, CA
    Hefner, AR
    Vogel, EM
    [J]. IEEE ELECTRON DEVICE LETTERS, 2001, 22 (01) : 35 - 37
  • [9] SELF-CONSISTENT RESULTS FOR N-TYPE SI INVERSION LAYERS
    STERN, F
    [J]. PHYSICAL REVIEW B, 1972, 5 (12): : 4891 - &