Scaling junctionless multigate field-effect transistors by step-doping

被引:7
作者
Song, Yi
Li, Xiuling [1 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
基金
美国国家科学基金会;
关键词
NANOWIRE; MOSFETS;
D O I
10.1063/1.4902864
中图分类号
O59 [应用物理学];
学科分类号
摘要
Conventional junctionless (JL) multigate field-effect transistors (MuGFETs) use extremely scaled and highly doped fins as channels. Such small fins introduce large parasitic resistance as well as performance fluctuation due to fin width variations. The high channel doping significantly reduces bulk carrier mobility, which reduces on-state current and escalates short channel effect related leakage. In this letter, we present a step-doping scheme for the scaling of JL MuGFETs. By employing a two-step-doping profile, with the high doping side near the gate, higher threshold voltage and better off-state performance can be achieved, along with higher on-state current. This opens a route for threshold voltage design and addresses the design optimization for both on-state current and off-state leakage for JL MuGFETs. (C) 2014 AIP Publishing LLC.
引用
收藏
页数:3
相关论文
共 17 条
[1]  
[Anonymous], SENTAURUS TCAD VERS
[2]   Subthreshold behavior of junctionless silicon nanowire transistors from atomic scale simulations [J].
Ansari, Lida ;
Feldman, Baruch ;
Fagas, Giorgos ;
Colinge, Jean-Pierre ;
Greer, James C. .
SOLID-STATE ELECTRONICS, 2012, 71 :58-62
[3]   Simulation of junctionless Si nanowire transistors with 3 nm gate length [J].
Ansari, Lida ;
Feldman, Baruch ;
Fagas, Giorgos ;
Colinge, Jean-Pierre ;
Greer, James C. .
APPLIED PHYSICS LETTERS, 2010, 97 (06)
[4]   Scaling of Trigate Junctionless Nanowire MOSFET With Gate Length Down to 13 nm [J].
Barraud, S. ;
Berthome, M. ;
Coquand, R. ;
Casse, M. ;
Ernst, T. ;
Samson, M. -P. ;
Perreau, P. ;
Bourdelle, K. K. ;
Faynot, O. ;
Poiroux, T. .
IEEE ELECTRON DEVICE LETTERS, 2012, 33 (09) :1225-1227
[5]   Junctionless Nanowire Transistor (JNT): Properties and design guidelines [J].
Colinge, J. P. ;
Kranti, A. ;
Yan, R. ;
Lee, C. W. ;
Ferain, I. ;
Yu, R. ;
Akhavan, N. Dehdashti ;
Razavi, P. .
SOLID-STATE ELECTRONICS, 2011, 65-66 :33-37
[6]  
Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/nnano.2010.15, 10.1038/NNANO.2010.15]
[7]   Effect of Band-to-Band Tunneling on Junctionless Transistors [J].
Gundapaneni, Suresh ;
Bajaj, Mohit ;
Pandey, Rajan K. ;
Murali, Kota V. R. M. ;
Ganguly, Swaroop ;
Kottantharayil, Anil .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (04) :1023-1029
[8]   Design Optimization of Multigate Bulk MOSFETs [J].
Ho, Byron ;
Sun, Xin ;
Shin, Changhwan ;
Liu, Tsu-Jae King .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) :28-33
[9]   REVIEW OF SOME CHARGE TRANSPORT PROPERTIES OF SILICON [J].
JACOBONI, C ;
CANALI, C ;
OTTAVIANI, G ;
QUARANTA, AA .
SOLID-STATE ELECTRONICS, 1977, 20 (02) :77-89
[10]   Junctionless multigate field-effect transistor [J].
Lee, Chi-Woo ;
Afzalian, Aryan ;
Akhavan, Nima Dehdashti ;
Yan, Ran ;
Ferain, Isabelle ;
Colinge, Jean-Pierre .
APPLIED PHYSICS LETTERS, 2009, 94 (05)