High-Speed FPGA Implementation for DWT of Lifting Scheme

被引：0
|
作者：
Wang, Wei [1 ]
Du, Zhiyun [1 ]
Zeng, Yong [1 ]
机构：
[1] Chongqing Univ Posts & Telecommun, Coll Elect Engn, Chongqing 400065, Peoples R China
来源：
2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8 | 2009年
关键词：
Discrete wavelet transform (DWT); lifting scheme; multi-stage pipelining; FPGA;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new approach for Discrete Wavelet Transform (DWT) has been proposed recently under the name of lifting scheme. This scheme presents many advantages over the convolution-based approach. In this paper, a high speed 9/7 lifting DWT algorithm which is implementation on FPGA with multi-stage pipelining structure and rational 9/7 coefficients is presented. Compared with the architecture without multi-stage pipeline, the proposed architecture has higher operating frequency, the design raises operating frequency around 3 times more fast, at the expense of about 40% more hardware area. The hardware architecture is suitable for high speed implementation.
引用
收藏
页码：2096 / 2099
页数：4
相关论文
共 50 条
  • [11] FPGA Implementation of 1D and 2D DWT architecture using modified lifting scheme
    Nagabushanam, M.
    Ramachandran, S.
    Kumar, P.
    WSEAS Transactions on Signal Processing, 2013, 9 (04): : 227 - 236
  • [12] FPGA Implementation of Wavelet Transform Based on Lifting Scheme
    Dewasthale, Mugdha M.
    Mukherji, P.
    2009 INTERNATIONAL CONFERENCE ON INFORMATION MANAGEMENT AND ENGINEERING, PROCEEDINGS, 2009, : 456 - 460
  • [13] Implementation of a high-speed distribution network reconfiguration scheme
    Hataway, Greg
    Warren, Ted
    Stephens, Chris
    2006 POWER SYSTEMS CONFERENCE ADVANCED METERING, PROTECTION, CONTROL, COMMUNICATION, AND DISTRIBUTED RESOURCES, 2006, : 437 - +
  • [14] FPGA implementation of the high-speed floating-point operation
    Ji, XS
    Wang, SR
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 3, 2005, : 626 - 629
  • [15] Implementation of a high-speed distribution network reconfiguration scheme
    Hataway, Grea
    Warren, Ted
    Stephens, Chris
    2006 59TH ANNUAL CONFERENCE FOR PROTECTIVE RELAY ENGINEERS, 2006, : 134 - 140
  • [16] High-speed subpixel edge detector implementation inside a FPGA
    Hussmann, S
    Ho, TH
    REAL-TIME IMAGING, 2003, 9 (05) : 361 - 368
  • [17] High-speed color sorting algorithm based on FPGA implementation
    Chen, Paining
    Gao, Mingyu
    Huang, Jiye
    Yang, Yuxiang
    Zeng, Yu
    2018 IEEE 27TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2018, : 235 - 239
  • [18] Design and FPGA Implementation of High-speed Parallel FIR Filters
    Hou, Baolin
    Yao, Yuancheng
    Qin, Mingwei
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON MECHATRONICS, ROBOTICS AND AUTOMATION (ICMRA 2015), 2015, 15 : 975 - 979
  • [19] High-Speed Parallel Matched Filter Designing and FPGA Implementation
    ZHANG Qinglin
    WuhanUniversityJournalofNaturalSciences, 2010, 15 (04) : 335 - 339
  • [20] Implementation of high-speed fixed-point dividers on FPGA
    Sorokin, Nikolay
    JOURNAL OF COMPUTER SCIENCE & TECHNOLOGY, 2006, 6 (01): : 8 - 11
12345