共 50 条
- [32] Challenges for Analog Circuits in sub-100 nm CMOS Nodes 2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 161 - 164
- [35] Sub-100 nm patterning of supported bilayers by nanoshaving lithography Journal of the American Chemical Society, 2008, 130 (09): : 2718 - 2719
- [36] Recording head metrology at sub-100 nm device dimensions 1600, American Institute of Physics Inc. (97):
- [37] Quantum transport model for sub-100 nm CMOS devices ADVANCES IN MICROELECTRONIC DEVICE TECHNOLOGY, 2001, 4600 : 117 - 122
- [39] Sub-100 nm lithography with pattern and partial coherence control INTERNATIONAL JOURNAL OF NANOSCIENCE, VOL 5, NOS 4 AND 5, 2006, 5 (4-5): : 383 - +