Nonlinear driver models for timing and noise analysis

被引：7
作者：
Tutuianu, B [1 ]
Baldick, R
Johnstone, MS
机构：
[1] Sun Microsyst Inc, Austin, TX 78727 USA
[2] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA
[3] Motorola Inc, Austin, TX 78729 USA
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2004年 / 23卷 / 11期
关键词：
delay noise; finite elements method; noise analysis; nonlinear models; timing analysis;
D O I：
10.1109/TCAD.2004.835136
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a novel and flexible modeling technique to generate accurate linear and nonlinear driver models with applications in timing and noise analysis. The new technique, based on Galerkin's finite elements method, is very efficient because it relies on existing logic block characterization for timing, does not require additional nonlinear circuit simulations during modeling, and generates reusable models. The performance of the proposed modeling technique is exemplified in two different implementations: nonlinear driver models for delay noise analysis and piece-wise linear driver models for static-timing analysis.
引用
收藏
页码：1510 / 1521
页数：12
相关论文
共 30 条
  • [21] Exact and efficient crosstalk estimation
    Kuhlmann, M
    Sapatnekar, SS
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (07) : 858 - 866
  • [22] ClariNet: A noise analysis tool for deep submicron design
    Levy, R
    Blaauw, D
    Braca, G
    Dasgupta, A
    Grinshpon, A
    Oh, C
    Orshav, B
    Sirichotiyakul, S
    Zolotov, V
    [J]. 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 233 - 238
  • [23] PRIMA: Passive reduced-order interconnect macromodeling algorithm
    Odabasioglu, A
    Celik, M
    Pileggi, LT
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (08) : 645 - 654
  • [24] MODELING THE EFFECTIVE CAPACITANCE FOR THE RC INTERCONNECT OF CMOS GATES
    QIAN, J
    PULLELA, S
    PILLAGE, L
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (12) : 1526 - 1535
  • [25] SASAKI Y, 1999, P ASIC SOC C, P9
  • [26] Harmony: Static noise analysis of deep submicron digital integrated circuits
    Shepard, KL
    Narayanan, V
    Rose, R
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (08) : 1132 - 1150
  • [27] Sirichotiyakul S, 2001, DES AUT CON, P720, DOI 10.1109/DAC.2001.935600
  • [28] WILLSON AN, 1975, NONLINEAR NETWORKS T
  • [29] Worst delay estimation in crosstalk aware static timing analysis
    Xiao, T
    Marek-Sadowska, M
    [J]. 2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 115 - 120
  • [30] Efficient static timing analysis in presence of crosstalk
    Xiao, T
    Chang, CW
    Marek-Sadowska, M
    [J]. 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 335 - 339
123