Nonlinear driver models for timing and noise analysis

被引:7
作者
Tutuianu, B [1 ]
Baldick, R
Johnstone, MS
机构
[1] Sun Microsyst Inc, Austin, TX 78727 USA
[2] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA
[3] Motorola Inc, Austin, TX 78729 USA
关键词
delay noise; finite elements method; noise analysis; nonlinear models; timing analysis;
D O I
10.1109/TCAD.2004.835136
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a novel and flexible modeling technique to generate accurate linear and nonlinear driver models with applications in timing and noise analysis. The new technique, based on Galerkin's finite elements method, is very efficient because it relies on existing logic block characterization for timing, does not require additional nonlinear circuit simulations during modeling, and generates reusable models. The performance of the proposed modeling technique is exemplified in two different implementations: nonlinear driver models for delay noise analysis and piece-wise linear driver models for static-timing analysis.
引用
收藏
页码:1510 / 1521
页数:12
相关论文
共 30 条
  • [1] Aingaran K., 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525), P485, DOI 10.1109/ISQED.2000.838930
  • [2] Arunachalam R, 2001, DES AUT CON, P726, DOI 10.1109/DAC.2001.935601
  • [3] TACO: Timing analysis with COupling
    Arunachalam, R
    Rajagopal, K
    Pileggi, LT
    [J]. 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 266 - 269
  • [4] CMOS gate delay models for general RLC loading
    Arunachalam, R
    Dartu, F
    Pileggi, LT
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 224 - 229
  • [5] Becker E, 1981, FINITE ELEMENTS INTR
  • [6] CHEN P, 1999, INT C COMP AID DES, P132
  • [7] Analytic models for crosstalk delay and pulse analysis under non-ideal inputs
    Chen, WJ
    Gupta, SK
    Breuer, MA
    [J]. ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 809 - 818
  • [8] Croix JF, 2003, DES AUT CON, P386
  • [9] Performance computation for precharacterized CMOS gates with RC loads
    Dartu, F
    Menezes, N
    Pileggi, LT
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (05) : 544 - 553
  • [10] Dartu F, 1997, DES AUT CON, P46, DOI 10.1145/266021.266033