共 53 条
[1]
A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing
[J].
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA),
2015,
:105-117
[2]
PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture
[J].
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA),
2015,
:336-348
[3]
Data Reorganization in Memory Using 3D-stacked DRAM
[J].
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA),
2015,
:131-143
[4]
ANDERSON JM, 1993, SIGPLAN NOTICES, V28, P112, DOI 10.1145/173262.155101
[5]
[Anonymous], 2014, HPDC
[6]
[Anonymous], 1996, ASPLOS
[7]
Aslot V, 2001, LECT NOTES COMPUT SC, V2104, P1
[8]
Balasubramonian Rajeev, 2014, MICROIEEE
[9]
Bienia C., 2011, Benchmarking modern multiprocessors