共 14 条
[1]
Post-layout leakage power minimization based on distributed sleep transistor insertion
[J].
ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN,
2004,
:138-143
[2]
Chandrakasan, 2001, P EUR SOL STAT CIRC, P317
[3]
HENZLER S, 2005, P INT SOL STAT CIRC, P302
[4]
Standby power optimization via transistor sizing and dual threshold voltage assignment
[J].
IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS,
2002,
:375-378
[5]
Area-efficient selective multi-threshold CMOS design methodology for standby leakage power reduction
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS,
2005,
:646-647
[6]
Enhanced multi-threshold (MTCMOS) circuits using variable well bias
[J].
ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN,
2001,
:165-169
[7]
An electrically robust method for placing power gating switches in voltage islands
[J].
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE,
2004,
:321-324
[9]
Design method of MTCMOS power switch for low-voltage high-speed LSIs
[J].
PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999,
1999,
:113-116
[10]
Royannez P., 2006, P IEEE INT SOL STAT, P138