Reconfiguring arrays with faults .1. Worst-case faults

被引:13
作者
Cole, RJ
Maggs, BM
Sitaraman, RK
机构
[1] CARNEGIE MELLON UNIV, SCH COMP SCI, PITTSBURGH, PA 15213 USA
[2] UNIV MASSACHUSETTS, DEPT COMP SCI, AMHERST, MA 01003 USA
关键词
fault tolerance; array-based network; mesh network; network emulation;
D O I
10.1137/S0097539793255011
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper we study the ability of array-based networks to tolerate worst-case faults. We show that an N x N tyro-dimensional array can sustain N1-epsilon worst-case faults, for any fixed epsilon > 0, and still emulate T steps of a fully functioning N x N array in O(T + N) steps, i.e., with only constant slowdown. Previously, it was known only that an array could tolerate a constant number of faults with constant slowdown. We also show that if faulty nodes are allowed to communicate, but not compute, then an N-node one-dimensional array can tolerate log(k) N worst-case faults, for any constant k > 0, and still emulate a fault-free array with constant slowdown, and this bound is tight.
引用
收藏
页码:1581 / 1611
页数:31
相关论文
共 24 条
  • [1] Ajtai M., 1992, Proceedings 33rd Annual Symposium on Foundations of Computer Science (Cat. No.92CH3188-0), P693, DOI 10.1109/SFCS.1992.267781
  • [2] Aumann Y., 1992, Proceedings of the Twenty-Fourth Annual ACM Symposium on the Theory of Computing, P162, DOI 10.1145/129712.129729
  • [3] BLANK T, 1990, MASPAR MP 1 ARCHITEC, P20
  • [4] Borkar S., 1988, Proceedings. Supercomputing '88 (IEEE Cat. No.88CH2617-9), P330, DOI 10.1109/SUPERC.1988.44670
  • [5] FELLOWS MR, 1985, THESIS U CALIFORNIA
  • [6] CONFIGURATION OF VLSI ARRAYS IN THE PRESENCE OF DEFECTS
    GREENE, JW
    ELGAMAL, A
    [J]. JOURNAL OF THE ACM, 1984, 31 (04) : 694 - 717
  • [7] EFFICIENT SIMULATIONS AMONG SEVERAL MODELS OF PARALLEL COMPUTERS
    HEIDE, FMAD
    [J]. SIAM JOURNAL ON COMPUTING, 1986, 15 (01) : 106 - 119
  • [8] HEIDE FMAD, 1983, ACTA INFORM, V19, P269
  • [9] KAKLAMANIS C, 1990, ANN IEEE SYMP FOUND, P285
  • [10] Koeninger R. K., 1994, Digital Technical Journal, V6, P8