Scaling limits of CMOS integrated circuits

被引：0
作者：
Dilger, M
机构：
来源：
NANOFAIR 2004 NEW IDEAS FOR INDUSTRY | 2004年 / 1839卷
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
引用
收藏
页码：17 / 23
页数：7
相关论文
共 50 条
[41]   SIGNAL DELAY CALCULATION FOR INTEGRATED CMOS CIRCUITS [J].
HUSS, SA ;
GERBERSHAGEN, M .
AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1987, 41 (04) :214-222
[42]   Hierarchical characterization of analog integrated CMOS circuits [J].
Eckmuller, J ;
Gropl, M ;
Grab, H .
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, :636-643
[43]   Three dimensional CMOS devices and integrated circuits [J].
Ieong, M ;
Guarini, KW ;
Chan, V ;
Bernstein, K ;
Joshi, R ;
Kedzierski, J ;
Haensch, W .
PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, :207-213
[44]   RELIABILITY OF CMOS SOS INTEGRATED-CIRCUITS [J].
VELORIC, H ;
DUGAN, MP ;
MORRIS, W ;
DENNING, R ;
SCHNABLE, G .
RCA REVIEW, 1984, 45 (02) :230-248
[45]   A Voltage Scaling Model for Performance Evaluation in Digital CMOS Circuits [J].
von Arnim, Klaus ;
Schruefer, Klaus ;
Baumann, Thomas ;
Hofmann, Karl ;
Schulz, Thomas ;
Pacha, Christian ;
Berthold, Joerg .
2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, :467-470
[46]   The impact of scaling down to deep submicron on CMOS RF circuits [J].
Huang, QT ;
Piazza, F ;
Orsatti, P ;
Ohguro, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (07) :1023-1036
[47]   Demonstration of Ge Nanowire CMOS Devices and Circuits for Ultimate Scaling [J].
Wu, Heng ;
Wu, Wangran ;
Si, Mengwei ;
Ye, Peide D. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (08) :3049-3057
[48]   Transistor Sizing and VDD Scaling for Low Power CMOS Circuits [J].
Kabbani, Adnan .
2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2009, :93-96
[49]   CMOS SRAM Scaling Limits under Optimum Stability Constraints [J].
Makosiej, Adam ;
Thomas, Olivier ;
Amara, Amara ;
Vladimirescu, Andrei .
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, :1460-1463
[50]   Development of 0.50μm CMOS Integrated Circuits Technology [J].
Yu Shan ;
Zhang Dingkang and Huang Chang .
Chinese Journal of Systems Engineering and Electronics, 1992, (04) :7-10+2
12345