Fully Symmetric 3-D Transformers With Through-Silicon via IPD Technology for RF Applications

被引:17
|
作者
Li, Sih-Han [1 ]
Hsu, Shawn S. H. [1 ]
Chen, Kuan-Wei [2 ]
Lin, Chih-Sheng [2 ]
Chen, Shang-Chun [2 ]
Zhang, Jie [2 ]
Tzeng, Pei-Jer [2 ]
机构
[1] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[2] Ind Technol Res Inst, Elect & Optoelect Syst Res Labs, Hsinchu 300, Taiwan
关键词
1:N transformer; 3-D; heterogeneous integration; integrated passive device (IPD); interposer; symmetry; through-silicon via (TSV); HIGH-PERFORMANCE; MONOLITHIC TRANSFORMER; DESIGN; MODEL; BALUN;
D O I
10.1109/TCPMT.2019.2943404
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This article presents the design, characterization, and modeling for the novel 3-D transformer structures based on the in-house developed 3-D integrated circuit (3-D IC) via-last backside-through-silicon via (TSV) interposer process. Differing from the conventional 2-D planar structure, the 3-D TSV design allows achieving a fully symmetric transformer with a compact size. The equivalent circuit model parameters are extracted based on the S-parameters to investigate the design tradeoff. With an inner diameter of $40\mu \text{m}$ in the 3-D 1:1 transformer, the measured inductances of the primary and second coils are 439 and 482 pH with the $Q$ factors of 4.59 and 5.11, respectively, and the coupling coefficient is 0.136.
引用
收藏
页码:2143 / 2151
页数:9
相关论文
共 50 条
  • [1] 3-D through-silicon via technology
    Vardaman, E. Jan
    Electronic Device Failure Analysis, 2008, 10 (04): : 30 - 32
  • [2] Through-Silicon Via Technology for 3D Applications
    Philipsen, Harold G. G.
    Luehn, Ole
    Civale, Yann
    Wang, Yu-Shuen
    Tezcan, Deniz Sabuncuoglu
    Ruythooren, Wouter
    PROCESSING, MATERIALS, AND INTEGRATION OF DAMASCENE AND 3D INTERCONNECTS, 2010, 25 (38): : 97 - 107
  • [3] Through-Silicon Via Planning in 3-D Floorplanning
    Tsai, Ming-Chao
    Wang, Ting-Chi
    Hwang, TingTing
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (08) : 1448 - 1457
  • [4] Reliable Via-Middle Copper Through-Silicon Via Technology for 3-D Integration
    Beyne, Eric
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (07): : 985 - 994
  • [5] Through-Silicon Vias and 3D Inductors for RF Applications
    Ebefors, Thorbjorn
    Oberhammer, Joachim
    MICROWAVE JOURNAL, 2014, 57 (02) : 80 - +
  • [6] 3-D Compact Marchand Balun Design Based on Through-Silicon via Technology for Monolithic and 3-D Integration
    Xiong, Wei
    Dong, Gang
    Wang, Yang
    Zhu, Zhangming
    Yang, Yintang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (08) : 1107 - 1118
  • [7] Integrated Algorithm for 3-D IC Through-Silicon Via Assignment
    Liu, Xiaodong
    Yeap, Gary
    Tao, Jun
    Zeng, Xuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (03) : 655 - 666
  • [8] Whitespace Insertion for Through-Silicon Via Planning on 3-D SoCs
    Zhong, Wei
    Chen, Song
    Yoshimura, Takeshi
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 913 - 916
  • [9] Modeling Annular Through-Silicon Via Pairs in 3-D Integration
    Chen, Aobo
    Liang, Feng
    Wang, Gaofeng
    Wang, Bing-Zhong
    2015 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2015,
  • [10] 3-D Stacked Technology of DRAM-Logic Controller Using Through-Silicon Via (TSV)
    Shen, Wen-Wei
    Lin, Yu-Min
    Chen, Shang-Chun
    Chang, Hsiang-Hung
    Chang, Tao-Chih
    Lo, Wei-Chung
    Lin, Chien-Chung
    Chou, Yung-Fa
    Kwai, Ding-Ming
    Kao, Ming-Jer
    Chen, Kuan-Neng
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 396 - 402