Enhanced p-Channel Metal-Oxide-Semiconductor Field-Effect Transistor Charge Pump for Low-Voltage Applications

被引:3
作者
Hsu, Chien-Pin [1 ]
Wu, Hai-Ming [1 ]
Lin, Hongchin [1 ]
机构
[1] Natl Chung Hsing Univ, Dept Elect Engn, Taichung 402, Taiwan
关键词
EFFICIENCY; CIRCUITS;
D O I
10.1143/JJAP.49.04DE16
中图分类号
O59 [应用物理学];
学科分类号
摘要
In this paper, a power-efficient two-phase p-channel metal-oxide-semiconductor field-effect transistor (PMOSFET) charge pump with two auxiliary clocks to boost the gate biases of the switching transistors is proposed for low-voltage applications. It can increase overdrive voltages of the switching transistors, preserve low voltage drops within the transistors, and work well at a reduced supply voltage. Simulation results show that the proposed two-stage charge pump improves the voltage gain by more than 30% for 0.35 mu m complementary metal-oxide-semiconductor (CMOS) field-effect transistor (FET) technology and improves the maximum power efficiency by 40% for 0.18 mu m CMOS technology in comparison with Racape and Daga's charge pump. Measurement results show that the voltage gains of the proposed two-stage charge pump are more than 95.7 and 92% at supply voltages higher than 1.4 and 0.7 V for 0.35 and 0.18 mu m CMOS technologies, respectively. A compact model of power efficiency for the proposed charge pump is derived and verified by simulations and measurements. Results show that the power efficiency can be approximately 60% at low supply voltages. (C) 2010 The Japan Society of Applied Physics
引用
收藏
页数:6
相关论文
共 12 条
[1]   5.5-V I/O in a 2.5-V 0.25-μm CMOS technology [J].
Annema, AJ ;
Geelen, GJGM ;
de Jong, PC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) :528-538
[2]   Design of maximum-efficiency integrated voltage doubler [J].
Cabrini, A. ;
Gobbi, L. ;
Torelli, G. .
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :317-320
[3]   ON-CHIP HIGH-VOLTAGE GENERATION IN MNOS INTEGRATED-CIRCUITS USING AN IMPROVED VOLTAGE MULTIPLIER TECHNIQUE [J].
DICKSON, JF .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (03) :374-378
[4]   A high-efficiency CMOS voltage doubler [J].
Favrat, P ;
Deval, P ;
Declercq, MJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (03) :410-416
[5]   A technique to increase the efficiency of high-voltage charge pumps [J].
Hoque, MR ;
Ahmad, T ;
McNutt, TR ;
Mantooth, HA ;
Mojarradi, MM .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (05) :364-368
[6]   A p-Channel Metal-Oxide-Semiconductor Field-Effect Transistor Charge Pump for Low Supply Voltages [J].
Hsu, Chien-Pin ;
Lin, Hongchin .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (04)
[7]  
HSU CP, 2008, INT C SOL STAT DEV M, P1002
[8]   Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes [J].
Ker, MD ;
Chen, SL ;
Tsai, CS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (05) :1100-1107
[9]   Charge-pump circuits: Power-consumption optimization [J].
Palumbo, G ;
Pappalardo, D ;
Gaibotti, M .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2002, 49 (11) :1535-1542
[10]   A PMOS-switch based charge pump, allowing lost cost implementation on a CMOS standard process [J].
Racapé, E ;
Daga, JM .
ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, :77-80