A 134-μW 99.4-dB SNDR Audio Continuous-Time Delta-Sigma Modulator With Chopped Negative-R and Tri-Level FIR-DAC

被引:32
作者
Jang, MoonHyung [1 ]
Lee, Changuk [1 ]
Chae, Youngcheol [1 ]
机构
[1] Yonsei Univ, Dept Elect & Elect Engn, Seoul 03722, South Korea
基金
新加坡国家研究基金会;
关键词
1/f noise; analog-to-digital converter (ADC); inter-symbol interference (ISI); chopped negative-R; chopping; continuous-time delta-sigma modulator (CTDSM); delta-sigma modulator; low-power; negative-R assisted integrator; noise attenuation; thermal noise; tri-level DAC; DESIGN TECHNIQUES; CONVERTERS;
D O I
10.1109/JSSC.2020.3032152
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article presents a low-power audio continuoustime delta-sigma modulator (CTDSM) that employs a chopped negative-R and a tri-level finite impulse-response (FIR) DAC. The noise of the first opamp is mitigated by using a negative-R at the virtual ground of the first integrator, and the negative-R is then chopped to remove the intrinsic 1/f noise of the negative-R. The highly linear feedback DAC is realized with a 6-tap trilevel FIR-DAC whose inter-symbol interference (ISI) is kept less than -120 dB. The CTDSM fabricated in 65-nm CMOS technology occupies an active area of 0.28 mm(2). It achieves 99.4-dB SNDR, 101-dB SNR, 102.8-dB dynamic range (DR), and 110.2-dB SFDR in a 24-kHz bandwidth, while consuming only 134 mu W. This corresponds to a state-of-the-art figure-of-merit (FoM) of 185.3 dB.
引用
收藏
页码:1761 / 1771
页数:11
相关论文
共 27 条
[1]   A 113-dB SNR oversampling DAC with segmented noise-shaped scrambling [J].
Adams, R ;
Nguyen, KQ ;
Sweetland, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :1871-1878
[2]  
[Anonymous], 2006, CONTINUOUS TIME SIGM
[3]  
[Anonymous], 2017, VEH TECHNOL CONFE, DOI DOI 10.1109/VTCFALL.2017.8288189
[4]   Analysis and Design of an Audio Continuous-Time 1-X FIR-MASH Delta-Sigma Modulator [J].
Billa, Sujith ;
Dixit, Suhas ;
Pavan, Shanthi .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (10) :2649-2659
[5]   Analysis and Design of Continuous-Time Delta-Sigma Converters Incorporating Chopping [J].
Billa, Sujith ;
Sukumaran, Amrith ;
Pavan, Shanthi .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (09) :2350-2361
[6]   A 15.2-ENOB 5-kHz BW 4.5-μW Chopped CT ΔΣ-ADC for Artifact-Tolerant Neural Recording Front Ends [J].
Chandrakumar, Hariprasad ;
Markovic, Dejan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (12) :3470-3483
[7]   A 106 dB A-Weighted DR Low-Power Continuous-Time ΣΔ Modulator for MEMS Microphones [J].
De Berti, Claudio ;
Malcovati, Piero ;
Crespi, Lorenzo ;
Baschirotto, Andrea .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (07) :1607-1618
[8]  
Dörrer L, 2006, PROC EUR SOLID-STATE, P195
[9]  
Dorrer L., 2008, IEEE INT SOL STAT CI, P502
[10]  
Gealow J., 2011, S VLSI CIRC DIG TECH, P42