An FPGA Design for the Two-Band Fast Discrete Hartley Transform

被引：0

作者：

Pyrgas, Labros ^{[1
]}

Kitsos, Paris ^{[1
]}

Skodras, Athanassios N. ^{[2
]}

机构：

[1] Technol Educ Inst Western Greece, Digital IC dEsign & Syst Lab DICES Lab, Comp & Informat Engn Dept, Antirrion, Greece

[2] Univ Patras, Elect & Comp Engn Dept, Patras, Greece

来源：

2016 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY (ISSPIT) | 2016年

关键词：

Two-Band Fast Discrete Hartley Transform; Field Programmable Gate Array architecture (FPGA); Digital Signal Processing; VHDL;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The discrete Hartley transform finds numerous applications in signal and image processing. An efficient Field Programmable Gate Array implementation for the 64-point Two-Band Fast Discrete Hartley Transform is proposed in this communication. The architecture requires 57 clock cycles to compute the 64-point Two-Band Fast Discrete Hartley Transform and reaches a rate of up to 103.82 million samples per second at a 92 MHz clock frequency. The architecture has been implemented using VHDL and realized on a Cyclone IV FPGA of Altera.

引用

页码：295 / 299

页数：5

共 50 条

[1] Compact FPGA architectures for the two-band fast discrete Hartley transform
Pyrgas, Lampros
Kitsos, Paris
Skodras, Athanassios
MICROPROCESSORS AND MICROSYSTEMS, 2018, 61 : 117 - 125
[2] Two-band fast Hartley transform
Skodras, A. N.
Aburdene, M. F.
Nandi, A. K.
ELECTRONICS LETTERS, 2015, 51 (01) : 57 - 58
[3] FAST DISCRETE HARTLEY TRANSFORM
PRADO, J
ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1985, 40 (9-10): : 477 - 480
[4] A novel systolic design for fast computation of the discrete Hartley transform
Wang, CL
Ho, CT
Chang, YT
THIRTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1997, : 1067 - 1071
[5] FAST COMPUTATION OF THE DISCRETE COSINE TRANSFORM AND THE DISCRETE HARTLEY TRANSFORM
MALVAR, HS
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1987, 35 (10): : 1484 - 1485
[6] FAST ALGORITHMS FOR THE DISCRETE HARTLEY TRANSFORM
STORN, R
AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1986, 40 (04): : 233 - 240
[7] Fast computation of the discrete Hartley transform
Jain, Priyanka
Kumar, Balbir
Jain, S. B.
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2010, 38 (04) : 409 - 417
[8] FAST COMPUTATION OF THE DISCRETE COSINE TRANSFORM AND THE DISCRETE HARTLEY TRANSFORM - COMMENT
NAGESHA, V
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1989, 37 (03): : 439 - 440
[9] FAST DISCRETE EXTRAPOLATION VIA THE FAST HARTLEY TRANSFORM
HSU, CY
LIOU, YF
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (08): : 502 - 504
[10] FAST COMPUTATION OF DISCRETE COSINE TRANSFORM THROUGH FAST HARTLEY TRANSFORM
MALVAR, H
ELECTRONICS LETTERS, 1986, 22 (07) : 352 - 353

← 1 2 3 4 5 →