Electrical-Based ESD Characterization of Ultrathin-Body SOI MOSFETs

被引：4

作者：

Griffoni, Alessio ^{[1
,2
]}

Thijs, Steven ^{[1
,3
]}

Russ, Christian ^{[4
]}

Tremouilles, David ^{[5
,6
]}

Linten, Dimitri ^{[1
]}

Scholz, Mirko ^{[1
,7
]}

Simoen, Eddy ^{[1
]}

Claeys, Cor ^{[1
,3
]}

Meneghesso, Gaudenzio ^{[2
]}

Groeseneken, Guido ^{[1
,3
]}

机构：

[1] Interuniv Microelect Ctr, B-3001 Leuven, Belgium

[2] Univ Padua, Dept Informat Engn, I-35131 Padua, Italy

[3] Katholieke Univ Leuven, Dept Elect Engn, B-3001 Leuven, Belgium

[4] Infineon Technol AG, D-81721 Munich, Germany

[5] CNRS, LAAS, F-31077 Toulouse, France

[6] Univ Toulouse 2, LAAS, UPS INSA INP ISAE, F-31077 Toulouse, France

[7] Vrije Univ Brussels, Dept Fundamental Elect & Instrumentat, Fac Engn, B-1050 Brussels, Belgium

来源：

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2010年 / 10卷 / 01期

关键词：

CMOS; electrostatic discharge (ESD); reliability; silicon-on-insulator (SOI); strain; transmission-line pulse (TLP); ultrathin body (UTB); OXIDE BREAKDOWN; CMOS; RELIABILITY; DEVICES; PERFORMANCE; NMOSFET; STRAIN; IMPACT;

D O I：

10.1109/TDMR.2009.2036156

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The electrostatic-discharge sensitivity of fully depleted SOI MOSFETs with ultrathin silicon body and ultrathin gate oxide is studied. An original and detailed electrical analysis is carried out in order to investigate the degradation of the electrical dc parameters and classify the observed failure modes and mechanisms. The impact of device geometry and strain engineering is also analyzed.

引用

页码：130 / 141

页数：12

共 33 条

[1]

Amerasekera A., 2002, ESD SILICON INTEGRAT, V2nd

[2]

[Anonymous], 2008, INT TECHNOLOGY ROADM

[3] On the scalability of source/drain current enhancement in thin film sSOI [J].

Augendre, E ;

Eneman, G ;

De Keersgieter, A ;

Simons, V ;

De Wolf, I ;

Ramos, J ;

Brus, S ;

Pawlak, B ;

Severi, S ;

Leys, F ;

Sleeckx, E ;

Locorotondo, S ;

Ercken, M ;

de Marneffe, JF ;

Fei, L ;

Seacrist, M ;

Kellerman, B ;

Goodwin, M ;

De Meyer, K ;

Jurczak, M ;

Biesemans, S .

PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, :301-304

[4] HOT-ELECTRON RELIABILITY AND ESD LATENT DAMAGE [J].

AUR, S ;

CHATTERJEE, A ;

POLGREEN, T .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) :2189-2193

[5] Influence of gate length on ESD-performance for deep submicron CMOS technology [J].

Bock, K ;

Keppens, B ;

De Heyn, V ;

Groeseneken, G ;

Ching, LY ;

Naem, A .

MICROELECTRONICS RELIABILITY, 2001, 41 (03) :375-383

[6] Frontiers of silicon-on-insulator [J].

Celler, GK ;

Cristoloveanu, S .

JOURNAL OF APPLIED PHYSICS, 2003, 93 (09) :4955-4978

[7]

Choi JA, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P647

[8] Ultrathin-body SOI MOSFET for deep-sub-tenth micron era [J].

Choi, YK ;

Asano, K ;

Lindert, N ;

Subramanian, V ;

King, TJ ;

Bokor, J ;

Hu, CM .

IEEE ELECTRON DEVICE LETTERS, 2000, 21 (05) :254-255

[9] Impact strain engineering on gate stack quality and reliability [J].

Claeys, C. ;

Simoen, E. ;

Put, S. ;

Giusi, G. ;

Crupi, F. .

SOLID-STATE ELECTRONICS, 2008, 52 (08) :1115-1126

[10] New insights in the relation between electron trap generation and the statistical properties of oxide breakdown [J].

Degraeve, R ;

Groeseneken, G ;

Bellens, R ;

Ogier, JL ;

Depas, M ;

Roussel, PJ ;

Maes, HE .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (04) :904-911

← 1 2 3 4 →