共 10 条
[2]
BATRA A, 2003, 80215 IEEE
[3]
Digital background and blind calibration for clock skew error in time-interleaved analog-to-digital converters
[J].
SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS,
2004,
:228-232
[4]
COLIN E, 2003, THESIS ECOLE NATL SU
[5]
Loumeau P, 2002, ANN TELECOMMUN, V57, P338
[7]
NAVINER L, 2001, P MIX DES INT CIRC S
[8]
NGUYEN VT, 2004, THESIS ECOLE NATL SU
[9]
NGUYEN VT, 2003, IEEE ICASSP, V2, P453
[10]
SAMPEI S, 1992, P VTC SPRING 1992 IE