Virtual integrated processing for integrated circuit manufacturing

被引:0
作者
Chalupa, Radek [1 ]
Jiang, Lei
Simka, Harsono
Shankar, Sadasivan
Thakurta, Dipto
机构
[1] Intel Corp, Design Technol Solut, Hillsboro, OR 97124 USA
[2] Intel Corp, Design Technol Solut, Santa Clara, CA 95052 USA
[3] Intel Corp, Log Technol Dev, Hillsboro, OR 97124 USA
来源
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A | 2007年 / 25卷 / 04期
关键词
D O I
10.1116/1.2731341
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
As each new generation of semiconductor technology becomes more complex, targeted simulations can lead to significant savings in process development time and cost. These are achieved by providing insights into process interactions and quantifying effects of process knobs on performance. Due to the complexity of physical phenomena involved, each of the process simulators may itself consist of multiple and linked submodules each aimed at different lengths or time scales or different operating regimes. For example, in electroplating (EP) process for back end (BE) interconnect formation, wafer-scale events are often governed by electrostatic fields where current distribution is estimated based on local conductivities. Feature scale (< 1-100 mu m) behavior is often governed by transport-reaction events in shape-changing domains. Availability of accurate simulation tools allows investigations of dependence of a processing step on those preceding it and its effects on subsequent steps. This "virtual processing" provides information useful in investigation of process input requirements, performance limits, scaling, and other integration issues. One example of process interaction modeling is in EP and chemical-mechanical polarization areas where models have been used to explore film planarity for various realistic chip layouts. The BE simulator provides an effective way to explore solutions not readily accessible in experiments due to cost and time constraints. These model components have played key roles in developing advanced process technology, including alternative deposition and planarization processes for the 90 nm technology and beyond. (c) 2007 American Vacuum Society.
引用
收藏
页码:1013 / 1018
页数:6
相关论文
共 33 条
[1]   A time-dependent transport-kinetics model for additive interactions in copper interconnect metallization [J].
Akolkar, R ;
Landau, U .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2004, 151 (11) :C702-C711
[2]  
Borucki L., 2005, P 10 INT CMP ULSI MU, P168
[3]   Three-additive model of superfilling of copper [J].
Cao, Y ;
Taephaisitphongse, P ;
Chalupa, R ;
West, AC .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2001, 148 (07) :C466-C472
[4]   Wear-contact problems and modeling of chemical mechanical polishing [J].
Chekina, OG ;
Keer, LM ;
Liang, H .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1998, 145 (06) :2100-2106
[5]  
COPPETA J, 1997, P 1997 CMP MIC C SAN, P307
[6]  
Dubin V. M., 2002, FUTURE FAB INT, V13, P244
[7]   FEATURE-SCALE SIMULATION OF RESIST-PATTERNED ELECTRODEPOSITION [J].
DUKOVIC, JO .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1993, 37 (02) :125-141
[8]   Inhibition due to the interaction of polyethylene glycol, chloride, and copper in plating baths: A surface-enhanced Raman study [J].
Feng, ZV ;
Li, X ;
Gewirth, AA .
JOURNAL OF PHYSICAL CHEMISTRY B, 2003, 107 (35) :9415-9423
[9]  
Im YH, 2003, 2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, P307
[10]  
IM YH, 2003, MATER RES SOC S P, P709