High performance scientific computing using FPGAS with IEEE floating point and logarithmic arithmetic for lattice QCD

被引:0
|
作者
Callanan, Owen [1 ]
Gregg, David [1 ]
Nisbet, Andy [2 ]
Peardon, Mike [3 ]
机构
[1] Univ Dublin Trinity Coll, Dept Comp Sci, Dublin 2, Ireland
[2] Manchester Metropolitan Univ, Dept Comp Math, Manchester M15 6BH, Lancs, England
[3] Trinity Coll Dublin, Dept Math, Dublin, Ireland
来源
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS | 2006年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The recent development of large FPGAs along with the availability of a variety of floating point cores have made it possible to implement high-performance matrix and vector kernel operations on FPGAs. In this paper we seek to evaluate the performance of FPGAs for real scientific computations by implementing Lattice QCD, one of the classic scientific computing problems. Lattice QCD is the focus of considerable research work worldwide, including two custom ASIC-based solutions. Our results give significant insights into the usefulness of FPGAs for scientific computing. We also seek to evaluate two different number systems available for running scientific computations on FPGAs. To do this we implement FPGA based lattice QCD processors using both double precision IEEE floating point and single precision equivalent Logarithmic Number System (INS) cores and compare their performance with that of two lattice QCD targeted ASIC based solutions and with PC cluster based solutions.
引用
收藏
页码:29 / 34
页数:6
相关论文
共 50 条
  • [41] Bandwidth Compression of Floating-Point Numerical Data Streams for FPGA-Based High-Performance Computing
    Ueno, Tomohiro
    Sano, Kentaro
    Yamamoto, Satoru
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2017, 10 (03)
  • [42] Integrating Quartus Wizard-based VHDL Floating-Point Components into a High Performance Heterogeneous Computing Environment
    Peay, Nikeya S.
    Morris, Gerald R.
    Abed, Khalid H.
    IEEE SOUTHEASTCON 2011: BUILDING GLOBAL ENGINEERS, 2011, : 413 - 417
  • [43] On the numerical solution of chaotic dynamical systems using extend precision floating point arithmetic and very high order numerical methods
    Sarra, Scott A.
    Meador, Clyde
    NONLINEAR ANALYSIS-MODELLING AND CONTROL, 2011, 16 (03): : 340 - 352
  • [44] A high performance, area efficient TTA-like vertex shader architecture with optimized floating point arithmetic unit for embedded graphics applications
    Chang, Yisong
    Wei, Jizeng
    Guo, Wei
    Sun, Jizhou
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (6-7) : 725 - 738
  • [45] A high performance floating-point special function unit using constrained piecewise quadratic approximation
    De Caro, Davide
    Petra, Nicola
    Strollo, Antonio G. M.
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 472 - 475
  • [46] RETRACTED: A high-speed fixed width floating-point multiplier using residue logarithmic number system algorithm (Retracted Article)
    Rubia, J. Jency
    Kumar, G. A. Sathish
    INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION, 2020, 57 (04) : 361 - 375
  • [47] BFP-CIM: Runtime Energy-Accuracy Scalable Computing-in-Memory-Based DNN Accelerator Using Dynamic Block-Floating-Point Arithmetic
    Chang, Cheng-Yang
    Huang, Chi-Tse
    Chuang, Yu-Chuan
    Chou, Kuang-Chao
    Wu, An-Yeu
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (05) : 2079 - 2092
  • [48] Market-based resource allocation using price prediction in a high performance computing Grid for scientific applications
    Sandholm, Thomas
    Lai, Kevin
    Ortiz, Jorge Andrade
    Odeberg, Jacob
    HPDC-15: PROCEEDINGS OF THE 15TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING, 2005, : 132 - 143
  • [49] Analysis of a high-performance mobile access to a computing cloud using MPTCP protocol and IEEE 802.11ac network
    Chodorek, Agnieszka
    Chodorek, Robert R.
    2017 15TH INTERNATIONAL CONFERENCE ON ITS TELECOMMUNICATIONS (ITST), 2017,
  • [50] 2.44-GFLOPS 300-MHz floating-point vector-processing unit for high-performance 3-D graphics computing
    Ide, N
    Hirano, M
    Endo, Y
    Yoshioka, S
    Murakami, H
    Kunimatsu, A
    Sato, T
    Kamei, T
    Okada, T
    Suzuoki, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (07) : 1025 - 1033