High performance scientific computing using FPGAS with IEEE floating point and logarithmic arithmetic for lattice QCD

被引:0
|
作者
Callanan, Owen [1 ]
Gregg, David [1 ]
Nisbet, Andy [2 ]
Peardon, Mike [3 ]
机构
[1] Univ Dublin Trinity Coll, Dept Comp Sci, Dublin 2, Ireland
[2] Manchester Metropolitan Univ, Dept Comp Math, Manchester M15 6BH, Lancs, England
[3] Trinity Coll Dublin, Dept Math, Dublin, Ireland
来源
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS | 2006年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The recent development of large FPGAs along with the availability of a variety of floating point cores have made it possible to implement high-performance matrix and vector kernel operations on FPGAs. In this paper we seek to evaluate the performance of FPGAs for real scientific computations by implementing Lattice QCD, one of the classic scientific computing problems. Lattice QCD is the focus of considerable research work worldwide, including two custom ASIC-based solutions. Our results give significant insights into the usefulness of FPGAs for scientific computing. We also seek to evaluate two different number systems available for running scientific computations on FPGAs. To do this we implement FPGA based lattice QCD processors using both double precision IEEE floating point and single precision equivalent Logarithmic Number System (INS) cores and compare their performance with that of two lattice QCD targeted ASIC based solutions and with PC cluster based solutions.
引用
收藏
页码:29 / 34
页数:6
相关论文
共 50 条
  • [21] High speed multiplier using high accuracy floating point logarithmic number system
    Saha, P.
    Banerjee, A.
    Dandapat, A.
    Bhattacharyya, P.
    SCIENTIA IRANICA, 2014, 21 (03) : 826 - 841
  • [22] A Practical Measure of FPGA Floating Point Acceleration for High Performance Computing
    Cappello, John D.
    Strenski, Dave
    PROCEEDINGS OF THE 2013 IEEE 24TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 13), 2013, : 160 - 167
  • [23] Modeling and synthesis of a modified floating point Fused Multiply-Add (FMA) Arithmetic Unit using VHDL and FPGAs
    Alghazo, J
    Nazeih, B
    CDES '05: Proceedings of the 2005 International Conference on Computer Design, 2005, : 136 - 142
  • [24] Hardware Implementation of Floating-point Operating Devices by Using IEEE-754 Binary Arithmetic Standard
    San, Aung Myo
    Yakunin, A. N.
    PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1624 - 1630
  • [25] A Software Implementation of the IEEE 754R Decimal Floating-Point Arithmetic Using the Binary Encoding Format
    Cornea, Marius
    Anderson, Cristina
    Harrison, John
    Tang, Ping Tak Peter
    Schneider, Eric
    Tsen, Charles
    18TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2007, : 29 - +
  • [26] A Software Implementation of the IEEE 754R Decimal Floating-Point Arithmetic Using the Binary Encoding Format
    Cornea, Marius
    Harrison, John
    Anderson, Cristina
    Tang, Ping Tak Peter
    Schneider, Eric
    Gvozdev, Evgeny
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (02) : 148 - 162
  • [27] High-Performance Acceleration of 2-D and 3-D CNNs on FPGAs Using Static Block Floating Point
    Fan, Hongxiang
    Liu, Shuanglong
    Que, Zhiqiang
    Niu, Xinyu
    Luk, Wayne
    IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2023, 34 (08) : 4473 - 4487
  • [28] Realization of FIR Filter using High Speed, Low Power Floating Point Arithmetic Unit
    Immareddy, Srikanth
    Talusani, Sravan Kumar
    Rao, Rayavarapu Prasad
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [29] High-Performance FPGA-Based CNN Accelerator With Block-Floating-Point Arithmetic
    Lian, Xiaocong
    Liu, Zhenyu
    Song, Zhourui
    Dai, Jiwu
    Zhou, Wei
    Ji, Xiangyang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (08) : 1874 - 1885
  • [30] A scaleable FIR filter using 32-bit floating-point complex arithmetic on a configurable computing machine
    Walters, A
    Athanas, P
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 333 - 334