共 50 条
- [22] A Practical Measure of FPGA Floating Point Acceleration for High Performance Computing PROCEEDINGS OF THE 2013 IEEE 24TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 13), 2013, : 160 - 167
- [23] Modeling and synthesis of a modified floating point Fused Multiply-Add (FMA) Arithmetic Unit using VHDL and FPGAs CDES '05: Proceedings of the 2005 International Conference on Computer Design, 2005, : 136 - 142
- [24] Hardware Implementation of Floating-point Operating Devices by Using IEEE-754 Binary Arithmetic Standard PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1624 - 1630
- [25] A Software Implementation of the IEEE 754R Decimal Floating-Point Arithmetic Using the Binary Encoding Format 18TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2007, : 29 - +
- [28] Realization of FIR Filter using High Speed, Low Power Floating Point Arithmetic Unit 2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
- [30] A scaleable FIR filter using 32-bit floating-point complex arithmetic on a configurable computing machine IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 333 - 334