High performance scientific computing using FPGAS with IEEE floating point and logarithmic arithmetic for lattice QCD

被引:0
|
作者
Callanan, Owen [1 ]
Gregg, David [1 ]
Nisbet, Andy [2 ]
Peardon, Mike [3 ]
机构
[1] Univ Dublin Trinity Coll, Dept Comp Sci, Dublin 2, Ireland
[2] Manchester Metropolitan Univ, Dept Comp Math, Manchester M15 6BH, Lancs, England
[3] Trinity Coll Dublin, Dept Math, Dublin, Ireland
来源
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS | 2006年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The recent development of large FPGAs along with the availability of a variety of floating point cores have made it possible to implement high-performance matrix and vector kernel operations on FPGAs. In this paper we seek to evaluate the performance of FPGAs for real scientific computations by implementing Lattice QCD, one of the classic scientific computing problems. Lattice QCD is the focus of considerable research work worldwide, including two custom ASIC-based solutions. Our results give significant insights into the usefulness of FPGAs for scientific computing. We also seek to evaluate two different number systems available for running scientific computations on FPGAs. To do this we implement FPGA based lattice QCD processors using both double precision IEEE floating point and single precision equivalent Logarithmic Number System (INS) cores and compare their performance with that of two lattice QCD targeted ASIC based solutions and with PC cluster based solutions.
引用
收藏
页码:29 / 34
页数:6
相关论文
共 50 条
  • [1] Lattice for FPGAs using logarithmic arithmetic
    Kadlec, J
    ELECTRONIC ENGINEERING DESIGN, 2002, 74 (906): : 53 - +
  • [2] Using floating-point arithmetic on FPGAs to accelerate scientific N-body simulations
    Lienhart, G
    Kugel, A
    Männer, R
    10TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2002, : 182 - 191
  • [3] High performance computing in lattice QCD
    Cabibbo, N
    Iwasaki, Y
    Schilling, K
    PARALLEL COMPUTING, 1999, 25 (10-11) : 1197 - 1198
  • [4] Implementation of Vector Floating-point processing unit on FPGAs for high performance computing
    Chen, Shi
    Venkatesan, Ramachandran
    Gillard, Paul
    2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 840 - 844
  • [5] A library of parameterizable floating-point cores for FPGAs and their application to scientific computing
    Govindu, G
    Scrofano, R
    Prasanna, VK
    ERSA'05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2005, : 137 - 145
  • [6] HIGH-PERFORMANCE FLOATING-POINT IMPLEMENTATION USING FPGAS
    Parker, Michael
    MILCOM 2009 - 2009 IEEE MILITARY COMMUNICATIONS CONFERENCE, VOLS 1-4, 2009, : 323 - 327
  • [7] A Multicore Architecture for High-Performance Scientific Computing using FPGAs
    Cobos Carrascosa, J. P.
    Aparicio del Moral, B.
    Ramos, J. L.
    Lopez Jimenez, A. C.
    del Toro Iniesta, J. C.
    2014 IEEE 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SOCS (MCSOC), 2014, : 223 - 228
  • [8] High Performance High-Precision Floating-Point Operations on FPGAs using OpenCL
    Nakasato, Naohito
    Daisaka, Hiroshi
    Ishikawa, Tadashi
    2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), 2018, : 265 - 268
  • [9] A 32-bit logarithmic arithmetic unit and its performance compared to floating point
    Coleman, JN
    Chester, EI
    14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 142 - 151
  • [10] High-precision floating-point arithmetic in scientific computation
    Bailey, DH
    COMPUTING IN SCIENCE & ENGINEERING, 2005, 7 (03) : 54 - 61