A new class of sequential circuits with combinational test generation complexity

被引:23
作者
Fujiwara, H [1 ]
机构
[1] Nara Inst Sci & Technol, Grad Sch Informat Sci, Nara 6300101, Japan
关键词
balanced structure; complexity; design for testability; partial scan; reducibility; sequential circuits; test generation;
D O I
10.1109/12.869321
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We introduce a new class of sequential circuits with combinational test generation complexity which we call internally balanced structures. It is shown that sequential circuits can be classified by their structure as follows: {sequential circuits of acyclic structure} superset of {sequential circuits of internally balanced structure} superset of {sequential circuits of balanced structure} and that internally balanced structures allow test generation with combinational test generation complexity. On the other hand, if finite state machines (FSMs) are classified by their realization possibility, it can be shown that {FSMs which can be realized as a sequential circuit of acyclic structure} = {FSMs which can be realized as a sequential circuit of internally balanced structure} superset of {FSMs which can be realized as a sequential circuit of balanced structure}. Hence, any FSM realizable with acyclic structure can be also realized with internally balanced structure which allows test generation with combinational test generation complexity. In addition, we discuss the definition of test generation possibility with combinational test generation complexity and introduce a new definition which covers the previous narrow definition. Finally, we study applications to design for testability based on the partial scan and to test generation time reduction for sequential circuits in general, using characteristics of the internally balanced structures. The experimental results shows the effectiveness of this approach.
引用
收藏
页码:895 / 905
页数:11
相关论文
共 15 条
[1]  
ABRAMOVICI M, 1990, DIGITAL SYSTEM TESTI
[2]  
Balakrishnan A., 1995, Proceedings of the Fourth Asian Test Symposium (Cat. No.95TB8084), P266, DOI 10.1109/ATS.1995.485346
[3]  
BALAKRISHNAN A, 1996, P IEEE INT C VLSI DE, P111
[4]   A PARTIAL SCAN METHOD FOR SEQUENTIAL-CIRCUITS WITH FEEDBACK [J].
CHENG, KT ;
AGRAWAL, VD .
IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (04) :544-548
[5]   DESIGN OF TESTABLE SEQUENTIAL-CIRCUITS BY REPOSITIONING FLIP-FLOPS [J].
DEY, S ;
CHAKRADHAR, ST .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 7 (1-2) :105-114
[6]   Behavior and testability preservation under the retiming transformation [J].
ElMaleh, A ;
Marchok, TE ;
Rajski, J ;
Maly, W .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (05) :528-543
[7]  
FRIEDMAN AD, 1975, HEORY DESIGN SWITCHI
[8]  
FUJIWARA H, 1985, LOGIC TESTNG DESIGN
[9]   THE BALLAST METHODOLOGY FOR STRUCTURED PARTIAL SCAN DESIGN [J].
GUPTA, R ;
GUPTA, R ;
BREUER, MA .
IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (04) :538-544
[10]  
GUPTA R, 1992, P IEEE VLSI TEST S, P49