Self-tracking charge pump for fast-locking PLL

被引:11
作者
Chen, Y. [1 ]
Mak, P. -I. [2 ]
Zhou, Y. [1 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Beijing, Peoples R China
[2] Univ Macau, Fac Sci & Technol, Macao, Peoples R China
关键词
D O I
10.1049/el.2010.3562
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Presented is a self-tracking charge pump (ST-CP) that can deliver a non-constant current over the output voltage range for a fast-locking phase-locked loop (PLL). It features a simple self-bias self-tracking architecture that can reduce, simultaneously, the PLL locking time and the current mismatch in charge and discharge phases. Experimentally verified in a 0.18 mu m CMOS process, the proposed ST-CP achieves 72% reduction of PLL locking time compared with the conventional one. The core occupies 30 x 60 mu m(2) and draws 10 mu A at 1.8 V.
引用
收藏
页码:755 / U41
页数:2
相关论文
共 5 条
[1]   A low-noise fast-lock phase-locked loop with adaptive bandwidth control [J].
Lee, J ;
Kim, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (08) :1137-1145
[2]  
LEE JS, 2004, ELECTRON LETT, V23, P1907
[3]   Dynamic Current-Matching Charge Pump and Gated-Offset Linearization Technique for Delta-Sigma Fractional-N PLLs [J].
Lin, Tsung-Hsien ;
Ti, Ching-Lung ;
Liu, Yao-Hong .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (05) :877-885
[4]  
ROCHE J, 2008, P IEEE ICECS 2008 ST, P802
[5]   Fast-switching frequency synthesizer with a discriminator-aided phase detector [J].
Yang, CY ;
Liu, SI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) :1445-1452