Underfill characterization for low-k dielectric/Cu interconnect IC flip-chip package reliability

被引:18
|
作者
Tsao, PH [1 ]
Huang, C [1 ]
Lii, MJ [1 ]
Su, B [1 ]
Tsai, NS [1 ]
机构
[1] Taiwan Semicond Mfg Co Ltd, Hsinchu 300, Taiwan
来源
54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS | 2004年
关键词
D O I
10.1109/ECTC.2004.1319423
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Due to low dielectric constant inter-metal-dielectric (Low-k IMD) materials possess weaker mechanical property and high coefficient of thermal expansion (CTE) comparing with IC silicon substrate, integrity of Low-k IMD layer/silicon substrate structure of advanced IC in a package form becomes great of concern. Flip-chip underfill characterization was conducted to investigate the key factors of underfill material property that can yield good Low-k IC package integrity after reliability test. A simplified stress-coupling-index concept was proposed and used to select five underfills for evaluation based on their different property characteristics. 27x27 mm(2) FCBGA packages with heatspreader were built Using 8x10 mm(2) Low-k test die, and tested by temperature cycle test. The test result showed FC package with Low Tg underfills yield good performance for Low-k package integrity.
引用
收藏
页码:767 / 769
页数:3
相关论文
共 50 条
  • [21] Design, assembly and reliability of large die and fine-pitch Cu/low-k flip chip package
    Ong, Yue Ying
    Ho, Soon Wee
    Vaidyanathan, Kripesh
    Sekhar, Vasarla Nagendra
    Jong, Ming Chinq
    Long, Samuel Lim Yak
    Sheng, Vincent Lee Wen
    Wai, Leong Ching
    Rao, Vempati Srinivasa
    Ong, Jimmy
    Ong, Xuefen
    Zhang, Xiaowu
    Seung, Yoon Uk
    Lau, John H.
    Lim, Yeow Kheng
    Yeo, David
    Chan, Kai Chong
    Zhang Yanfeng
    Tan, Juan Boon
    Sohn, Dong Kyun
    MICROELECTRONICS RELIABILITY, 2010, 50 (07) : 986 - 994
  • [22] Potential failure sites in a flip-chip package with and without underfill
    Madenci, E.
    Shkarayev, S.
    Mahajan, R.
    Journal of Electronic Packaging, Transactions of the ASME, 1998, 120 (04): : 336 - 341
  • [23] Optimization of the Thermomechanical Reliability of a 65 nm Cu/low-k Large-Die Flip Chip Package
    Ong, Jimmy M. G.
    Tay, Andrew A. O.
    Zhang, X.
    Kripesh, V.
    Lim, Y. K.
    Yeo, D.
    Chan, K. C.
    Tan, J. B.
    Hsia, L. C.
    Sohn, D. K.
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2009, 32 (04): : 838 - 848
  • [24] Flip-chip packaging interconnect technology and reliability
    He, XL
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 748 - 752
  • [25] Application of underfill for flip-chip package using ultrasonic bonding
    Noh, Bo-In
    Koo, Ja-Myeong
    Jo, Jung-Lae
    Jung, Seung-Boo
    Japanese Journal of Applied Physics, 2008, 47 (5 PART 2): : 4257 - 4261
  • [26] Potential failure sites in a flip-chip package with and without underfill
    Madenci, E
    Shkarayev, S
    Mahajan, R
    JOURNAL OF ELECTRONIC PACKAGING, 1998, 120 (04) : 336 - 341
  • [27] Stress Analysis of the Low-k Layer in a Flip-Chip Package with an Oblong Copper Pillar Bump
    Song, Cha Gyu
    Kwon, Oh Young
    Jung, Hoon Sun
    Sohn, EunSook
    Choa, Sung-Hoon
    NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2017, 9 (08) : 1139 - 1145
  • [28] Reliability studies of flip chip package with reflowable underfill
    Wang, T
    Chew, TH
    Chew, YX
    Foo, L
    PAN PACIFIC MICROELECTRONICS SYMPOSIUM, 2001, PROCEEDINGS, 2001, : 65 - 70
  • [29] Impact of flip-chip packaging on copper/low-k structures
    Mercado, LL
    Kuo, SM
    Goldberg, C
    Frear, D
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2003, 26 (04): : 433 - 440
  • [30] Characterization of Flip-chip Interconnect for mm-wave System in Package Applications
    Jafarlou, Saman
    Fakharzadeh, Mohammad
    Biglarbegian, Behzad
    Tazlauanu, Mihai
    2016 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM, 2016, : 261 - 262