共 50 条
- [2] Impact of Cu/low-k Interconnect Design on Chip Package Interaction in Flip Chip Package STRESS-INDUCED PHENOMENA IN METALLIZATION, 2009, 1143 : 185 - +
- [3] Underfill Selection, Characterization, and Reliability Study for Fine-Pitch, Large Die Cu/Low-K Flip Chip Package IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (03): : 279 - 290
- [4] Underfill selection for reducing Cu/low-K delamination risk flip-chip assembly EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 233 - 236
- [5] Simulation and reliability study of Cu/Low-k devices in flip-chip packages STRESS-INDUCED PHENOMENA IN METALLIZATION, 2004, 741 : 52 - 61
- [6] Dielectric integrity test for flip-chip devices with Cu/low-k interconnects 55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 1163 - 1171
- [7] Investigation of interconnect design on Chip package interaction and mechanical reliability of Cu/low-k multi-layer interconnects in flip chip package PROCEEDINGS OF THE IEEE 2008 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2008, : 150 - 152
- [8] Deformation state of a simulated flip-chip low-k interconnect structure PROCEEDINGS OF THE SEM IX INTERNATIONAL CONGRESS ON EXPERIMENTAL MECHANICS, 2000, : 523 - 525
- [9] Impact of Chip Package Interaction on Cu/Ultra low-k interconnect delamination in Flip Chip Package with large die PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 217 - 219
- [10] Chip Package Interaction and Mechanical Reliability Impact on Cu/ultra low-k Interconnects in Flip Chip Package 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1211 - +