Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs

被引:260
作者
Oh, SH [1 ]
Monroe, D [1 ]
Hergenrother, JM [1 ]
机构
[1] Bell Labs, Lucent Technol, Murray Hill, NJ 07974 USA
关键词
double-gate MOSFET; MOSFET scaling; short-channel effect; surrounding-gate MOSFET;
D O I
10.1109/55.863106
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Short-channel effects in fully-depleted double-gate (DG) and cylindrical, surrounding-gate (Cyl) MOSFETs are governed by the electrostatic potential as confined by the gates, and thus by the device dimensions. The simple but powerful evanescent-mode analysis shows that the length lambda, over which the source and drain perturb the channel potential, is 1/pi of the effective device thickness in the double-gate case, and 1/4.810 of the effective diameter in the cylindrical case, in excellent agreement with PADRE device simulations. Thus for equivalent silicon and gate oxide thicknesses, evanescent-mode analysis indicates that Cyl-MOSFETs can be scaled to 35% shorter channel lengths than DG-MOSFETs.
引用
收藏
页码:445 / 447
页数:3
相关论文
共 10 条
[1]   Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's [J].
Auth, CP ;
Plummer, JD .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (02) :74-76
[2]   Generalized scale length for two-dimensional effects in MOSFET's [J].
Frank, DJ ;
Taur, Y ;
Wong, HSP .
IEEE ELECTRON DEVICE LETTERS, 1998, 19 (10) :385-387
[3]  
Jackson J. D., 1975, CLASSICAL ELECTRODYN
[4]  
Monroe D., 1998, P IEEE INT SOI C, P157
[5]  
Nguyen T. N., 1984, THESIS STANFORD U
[6]  
Pinto M. R., 1992, International Electron Devices Meeting 1992. Technical Digest (Cat. No.92CH3211-0), P923, DOI 10.1109/IEDM.1992.307507
[7]   SCALING THEORY FOR DOUBLE-GATE SOI MOSFETS [J].
SUZUKI, K ;
TANAKA, T ;
TOSAKA, Y ;
HORIE, H ;
ARIMOTO, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (12) :2326-2329
[8]   IMPACT OF SURROUNDING GATE TRANSISTOR (SGT) FOR ULTRA-HIGH-DENSITY LSIS [J].
TAKATO, H ;
SUNOUCHI, K ;
OKABE, N ;
NITAYAMA, A ;
HIEDA, K ;
HORIGUCHI, F ;
MASUOKA, F .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (03) :573-578
[9]   2-DIMENSIONAL ANALYTIC MODELING OF VERY THIN SOI MOSFETS [J].
WOO, JCS ;
TERRILL, KW ;
VASUDEV, PK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (09) :1999-2006
[10]   SCALING THE SI MOSFET - FROM BULK TO SOI TO BULK [J].
YAN, RH ;
OURMAZD, A ;
LEE, KF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (07) :1704-1710