Contention-free and Application-specific Network-on-Chip Generation for Embedded Systems

被引:0
作者
Tomaszewski, Robert [1 ]
Deniziak, Stanislaw [1 ]
机构
[1] Kielce Univ Technol, Dept Comp Sci, Kielce, Poland
来源
10TH IFAC WORKSHOP ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2010) | 2010年
关键词
Embedded systems; Network-on-Chip; Multiprocessor systems; Interconnection networks; Topology design; Computation and communication scheduling; COMMUNICATION; METHODOLOGY;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Although Network-on-Chip (NoC) architectures present an interesting alternative to bus-based multiprocessor systems-on-chip (MPSoCs), they also need some effort to tackle communication contention problem. In this work we propose an efficient approach to application-specific irregular topology generation for contention-free NoC. We take advantage of a priori knowledge of the communication characteristic of the application (embedded system) to perform computation and communication scheduling and route generation with regard for performance constraints. In the result we obtain customized and minimal topology. During topology generation we take into consideration energy and resource issues, so our methodology assumes simple router architecture and minimal number of links. Provided experimental results confirm benefits of our methodology.
引用
收藏
页码:34 / 39
页数:6
相关论文
共 20 条
  • [1] [Anonymous], 1997, HARDW SOFTW COD PRIN
  • [2] [Anonymous], 2009, P 7 IEEE ACM INT C H, DOI DOI 10.1145/1629435.1629499
  • [3] [Anonymous], 2006, IEEE ACM INT C COMP
  • [4] A survey of research and practices of network-on-chip
    Bjerregaard, Tobias
    Mahadevan, Shankar
    [J]. ACM COMPUTING SURVEYS, 2006, 38 (01) : 1 - 51
  • [5] Contention-aware Application Mapping for Network-on-Chip Communication Architectures
    Chou, Chen-Ling
    Marculescu, Radu
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 164 - 169
  • [6] Deniziak S, 2008, LECT NOTES COMPUT SC, V5216, P83
  • [7] Adaptive Routing Protocols Validation in NoC Systems via Rapid Prototyping
    Deniziak, Stanislaw
    Tomaszewski, Robert
    [J]. 2008 CONFERENCE ON HUMAN SYSTEM INTERACTIONS, VOLS 1 AND 2, 2008, : 115 - +
  • [8] Contention-avoiding Custom Topology Generation for Network-on-Chip
    Deniziak, Stanislaw
    Tomaszewski, Robert
    [J]. PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, : 234 - +
  • [9] Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
  • [10] A design methodology for efficient application-specific on-chip interconnects
    Ho, WH
    Pinkston, TM
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2006, 17 (02) : 174 - 190