Design of fault-tolerant on-board networks with variable switch sizes

被引:0
|
作者
Delmas, O. [1 ,2 ]
Havet, F. [3 ,4 ]
Montassier, M. [5 ,6 ]
Perennes, S. [3 ,4 ]
机构
[1] Univ Bordeaux, LaBRI, UMR 5800, F-33400 Talence, France
[2] CNRS, LaBRI, UMR 5800, F-33400 Talence, France
[3] CNRS, UNSA, I3S, COATI Project, F-06902 Sophia Antipolis, France
[4] INRIA, F-06902 Sophia Antipolis, France
[5] Univ Montpellier 2, F-34095 Montpellier 5, France
[6] CNRS, LIRMM, F-34095 Montpellier 5, France
关键词
Fault tolerance; Switching networks; Flow networks; Vulnerability;
D O I
10.1016/j.tcs.2014.09.034
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
An (n, k, r)-network is a triple N = (G, in, out) where G = (V. E) is a graph and in, out are non-negative integer functions defined on V called the input and output functions, such E that for any v E V, in(v) + out(v) + deg(v) < 2r where deg(v) is the degree of v in the = vev in(v) = n' graph G. The total number of inputs is in(V) and the total number of outputs is out(V) = E v out(v)=n+ k. An (n, k, r)-network is valid, if for any faulty output function out' (that is such that 0 < oue(v) < out(v) for any v e V, and out'(V) = n), there are n edge-disjoint paths in G such that each vertex V E V is the initial vertex of in(v) paths and the terminal vertex of outi(v) paths. We investigate the design problem of determining the minimum number Ai (n, k, r) of vertices in a valid (n,k,r)-network and of constructing minimum (n, k, r)-networks, or at least valid (n, k, r)-networks with a number of vertices close to the optimal value. We first give some upper bounds on Ar(n, k, r). We show _AI (n, k, r) < 1-A-111. When r > k/2, we prove a better upper bound: /V-(n,k, r) < 7.21--22+r+kici22n 4. 0(1). Next, we establish some lower bounds. We show that if k > r, then J\i(n, k, r) > 34. We 2r2k,. improve this bound when k > 2r: Ar(n, k, r) > 3n+2+/3-3r/2 Finally, we determine.A.r(n, k, r) up to additive constants for k < 6. (C) 2014 Published by Elsevier B.V.
引用
收藏
页码:75 / 89
页数:15
相关论文
共 50 条
  • [41] FAULT-TOLERANT VLSI DESIGN
    SIEWIOREK, D
    RENNELS, D
    COMPUTER, 1980, 13 (12) : 51 - 53
  • [42] OBiTS: High-performamce and fault-tolerant - ATM switch for gigabit networks
    Guizani, M
    Chaudhry, G
    10TH INTERNATIONAL CONFERENCE ON COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 1997, : 56 - 59
  • [43] Fault-tolerant design of neural networks for solving optimization problems
    Tohma, Y
    Koyanagi, Y
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (12) : 1450 - 1455
  • [44] Design of on-board Bluetooth wireless network system based on fault-tolerant technology - art. no. 67951C
    You Zheng
    Zhang Xiangqi
    Yu Shijie
    Tian Hexiang
    SECOND INTERNATIONAL CONFERENCE ON SPACE INFORMATION TECHNOLOGY, PTS 1-3, 2007, 6795 : C7951 - C7951
  • [45] Easily testable and fault-tolerant design of FFT butterfly networks
    Lu, SK
    Yeh, CH
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 230 - 235
  • [46] Fault-tolerant design for Mobile IPv6 networks
    Lin, Jenn-Wei
    Yang, Ming-Feng
    IMECS 2006: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, 2006, : 914 - 919
  • [47] Fault-tolerant design of wireless sensor networks with directional antennas
    Shirazipourazad, Shahrzad
    Sen, Arunabha
    Bandyopadhyay, Subir
    PERVASIVE AND MOBILE COMPUTING, 2014, 13 : 258 - 271
  • [48] Design and Performance of a Cyclic Fault-Tolerant Semiconductor Optical Amplifier Switch Matrix
    Lin, Xiao
    Sun, Weiqiang
    Hu, Weisheng
    JOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING, 2014, 6 (10) : 858 - 868
  • [49] Fault-Tolerant Hamiltonian Connectivity and Fault-Tolerant Hamiltonicity of the Fully Connected Cubic Networks
    Ho, Tung-Yang
    Lin, Cheng-Kuan
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2009, 25 (06) : 1855 - 1862
  • [50] A real-time fault-tolerant scheduling algorithm with low dependability cost in on-board computer system
    王培东
    魏振华
    Journal of Harbin Institute of Technology, 2008, (03) : 361 - 364