An Improved Wireless Communication Fabric for Emerging Network-on-Chip Design

被引:0
作者
Agyeman, Michael Opoku [1 ]
Tong, Kenneth [2 ]
Mak, Terrence [1 ]
机构
[1] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China
[2] UCL, Dept Elect & Elect Engn, London, England
来源
10TH INTERNATIONAL CONFERENCE ON FUTURE NETWORKS AND COMMUNICATIONS (FNC 2015) / THE 12TH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS AND PERVASIVE COMPUTING (MOBISPC 2015) AFFILIATED WORKSHOPS | 2015年 / 56卷
关键词
Wireless Network-on-Chip; Communication Fabric; Surface wave; Performance Evaluation; Throughput; Reliability;
D O I
10.1016/j.procs.2015.07.229
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Existing wireless communication interface has free space signal radiation which drastically reduces the received signal strength and hence reduces the throughput efficiency of Hybrid Wired-Wireless Network-on-Chip (WiNoC). This paper addresses the issue of throughput degradation by replacing the wireless layer of WiNoCs with a novel Complementary Metal Oxide Semiconductor (CMOS) based waveguide communication fabric that is able compete with the reliability of traditional wired NoCs. A combination of a novel transducer and a commercially available thin metal conductor coated with a low cost Taconic Taclamplus dielectric material is presented to generate surface wave signals with high signal integrity. Our experimental results demonstrate that, the proposed communication fabric can achieve a 5dB operational bandwidth of about 60GHz around the center frequency (60GHz). Compared to existing WiNoCs, the proposed communication fabric a performance improvement of 13.8% and 10.7% in terms of throughput and average packet delay, respectively. Specifically, under realistic traffic patterns, the average packet latency can be reduced by 30% when the mm-Wave is replaced by the proposed communication fabric. (C) 2015 The Authors. Published by Elsevier B.V.
引用
收藏
页码:415 / 420
页数:6
相关论文
共 9 条
  • [1] HETEROGENEOUS 3D NETWORK-ON-CHIP ARCHITECTURES: AREA AND POWER AWARE DESIGN TECHNIQUES
    Agyeman, Michael O.
    Ahmadinia, Ali
    Shahrabi, Alireza
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (04)
  • [2] [Anonymous], INT WORKSH NETW CHIP
  • [3] [Anonymous], 2010, PROC 3 INT WORKSHOPN
  • [4] The PARSEC Benchmark Suite: Characterization and Architectural Implications
    Bienia, Christian
    Kumar, Sanjeev
    Singh, Jaswinder Pal
    Li, Kai
    [J]. PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 72 - 81
  • [5] The M5 simulator: Modeling networked systems
    Binkert, Nathan L.
    Dreslinski, Ronald G.
    Hsu, Lisa R.
    Lim, Kevin T.
    Saidi, Ali G.
    Reinhardt, Steven K.
    [J]. IEEE MICRO, 2006, 26 (04) : 52 - 60
  • [6] A Hardware and Thermal Analysis of DVFS in a Multi-Core System with Hybrid WNoC Architecture
    Gade, Harsha
    Mondal, Hemanta Kumar
    Deb, Sujay
    [J]. 2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 117 - 122
  • [7] Ravenstahl M., 2013, APPL BRIEF ANSYS HFS
  • [8] Turner J. E., 2012, Proceedings of the 2012 Ninth International Conference on Wearable and Implantable Body Sensor Networks (BSN 2012), P58, DOI 10.1109/BSN.2012.23
  • [9] Xinmin Yu, 2010, 2010 International Conference on Green Computing (Green Comp), P555, DOI 10.1109/GREENCOMP.2010.5598263