Compact and Fast Response Dual-Directional SCR for Nanoscale ESD Protection Engineering

被引:5
作者
Du, Feibo [1 ]
Chang, Kuan-Chang [1 ]
Lin, Xinnan [1 ]
Hou, Fei [2 ]
Zhang, Yuxin [3 ]
Han, Aoran [3 ]
Luo, Xun [3 ]
Liu, Zhiwei [3 ]
机构
[1] Peking Univ Shenzhen Grad Sch, Sch Elect & Comp Engn, Shenzhen Key Lab Adv Electron Device & Integrat, Shenzhen 518055, Peoples R China
[2] Chengdu Univ, Sch Elect Informat & Elect Engn, Chengdu 610106, Peoples R China
[3] Univ Elect Sci & Technol China, Ctr Adv Semicond & Integrated Microsyst, Chengdu 611731, Peoples R China
关键词
Electrostatic discharge protection; Voltage; Layout; Logic gates; Leakage currents; Silicon; Electron devices; Charged device model (CDM); electrostatic discharge (ESD); silicon-controlled rectifier (SCR); turn-on speed; LOW-CAPACITANCE SCR; TIME;
D O I
10.1109/TED.2022.3163238
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Direct bidirectional current discharge paths between input/output (I/O) and ground (GND) are imperative to achieve robust charged device model (CDM) protection for very stringent design window in advanced low-voltage (LV) processes. In this brief, a compact and fast response dual-directional silicon-controlled rectifier (CFR-DDSCR) has been proposed. Using P-electrostatic discharge (ESD) implantation layer to implement each diode-triggered silicon-controlled rectifier (SCR) within only one n-well, the inherent defect of the prior art (i.e., the cumbersome p-well/n-well triggering diode) is eliminated, ensuring the low resistance of auxiliary triggering path and the compactness of silicon footprint. Moreover, by shielding all internal shallow trench isolation (STIs) with floating high-k metal gates (HKMGs), an all-gate-bounded SCR structure is realized, and all triggering diodes evolve into gated diodes with compact current paths, thus improving the CDM protection capability greatly. Experimental results indicate that the CFR-DDSCR, with a design window suitable for 1.2 V-CMOS technologies, acquires a higher effective CDM robustness (73% improved), a faster turn-on speed (64% improved), and a more compact layout (31% shrunk) compared with its conventional counterpart, which is promising for the advanced LV CDM protection.
引用
收藏
页码:3490 / 3493
页数:4
相关论文
共 15 条
  • [1] [Anonymous], 2007, P 29 EL OV EL DISCH, DOI DOI 10.1109/EOSESD.2007.4401777
  • [2] Chu LW, 2016, INT RELIAB PHY SYM
  • [3] Di Sarro J, 2006, INT RELIAB PHY SYM, P163
  • [4] Dong A., 2018, P 40 EL OV STRESS EL, P1, DOI DOI 10.23919/EOS/ESD.2018.8509689
  • [5] ESD protection structure with reduced capacitance and overshoot voltage for high speed interface applications
    Dong, Aihua
    Salcedo, Javier A.
    Parthasarathy, Srivatsan
    Zhou, Yuanzhong
    Luo, Sirui
    Hajjar, Jean Jacques
    Liou, Juin J.
    [J]. MICROELECTRONICS RELIABILITY, 2017, 79 : 201 - 205
  • [6] Compact and Low Leakage Devices for Bidirectional Low-Voltage ESD Protection Applications
    Du, Feibo
    Qing, Yihong
    Hou, Fei
    Zou, Kepeng
    Song, Wenqiang
    Chen, Ruibo
    Liu, Jizhi
    Chen, Le
    Liou, Juin J.
    Liu, Zhiwei
    [J]. IEEE ELECTRON DEVICE LETTERS, 2021, 42 (03) : 391 - 394
  • [7] An Improved Silicon-Controlled Rectifier (SCR) for Low-Voltage ESD Application
    Du, Feibo
    Hou, Fei
    Song, Wenqiang
    Chen, Long
    Nie, Yanlin
    Qing, Yihong
    Xu, Yichen
    Liu, Jizhi
    Liu, Zhiwei
    Liou, Juin J.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (02) : 576 - 581
  • [8] Low-capacitance SCR with waffle layout structure for on-chip ESD protection in RF ICs
    Lin, Chun-Yu
    Ker, Ming-Dou
    [J]. 2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 749 - +
  • [9] Lin CY, 2014, INT RELIAB PHY SYM
  • [10] Resistor-Triggered SCR Device for ESD Protection in High-Speed I/O Interface Circuits
    Lin, Chun-Yu
    Chen, Chun-Yu
    [J]. IEEE ELECTRON DEVICE LETTERS, 2017, 38 (06) : 712 - 715