Parallel architecture dedicated to image component labelling in O(n log n): FPGA implementation

被引：6
|
作者：
Mozef, E [1 ]
Weber, S [1 ]
Jaber, J [1 ]
Prieur, G [1 ]
机构：
[1] UNIV NANCY 1,LAB INSTRUMENTAT ELECT NANCY,F-54506 VANDOEUVRE NANCY,FRANCE
来源：
VISION SYSTEMS: SENSORS, SENSOR SYSTEMS, AND COMPONENTS | 1996年 / 2784卷
关键词：
parallel architecture; labelling; linear array processors; content addressable memory; intermediate level vision; FPGA;
D O I：
10.1117/12.248522
中图分类号：
O43 [光学];
学科分类号：
070207 ; 0803 ;
摘要：
引用
收藏
页码：120 / 125
页数：6
相关论文
共 44 条
  • [1] An FPGA implementation of image component labelling
    Crookes, D
    Benkrid, K
    RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS, 1999, 3844 : 17 - 23
  • [2] Real-Time FPGA Implementation of Parallel Connected Component Labelling for a 4K Video Stream
    Marcin Kowalczyk
    Piotr Ciarach
    Dominika Przewlocka-Rus
    Hubert Szolc
    Tomasz Kryjak
    Journal of Signal Processing Systems, 2021, 93 : 481 - 498
  • [3] Real-Time FPGA Implementation of Parallel Connected Component Labelling for a 4K Video Stream
    Kowalczyk, Marcin
    Ciarach, Piotr
    Przewlocka-Rus, Dominika
    Szolc, Hubert
    Kryjak, Tomasz
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2021, 93 (05): : 481 - 498
  • [4] Parallel Hardware Architecture and FPGA Implementation of a Differential Evolution Algorithm
    Jewajinda, Yutana
    TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,
  • [5] Implementation of a parallel SAD based wavefront sensor architecture on FPGA
    Kincses, Zoltan
    Nagy, Zoltan
    Orzo, Laszlo
    Szolgay, Peter
    Mezo, Gyoergy
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 823 - +
  • [6] Dynamically Reconfigurable Parallel Architecture Implementation of 2D Convolution for Image Processing over FPGA
    Jahiruzzaman, Md.
    Saha, Shumit
    Hawlader, Md. Abul Khayum
    2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION COMMUNICATION TECHNOLOGY (ICEEICT 2015), 2015,
  • [7] Hardware implementation of parallel SOARS using FPGA based multiprocessor architecture
    Tanuma, Hideki
    Deguchi, Hiroshi
    Shimizu, Tetsuo
    AGENT-BASED APPROACHES IN ECONOMIC AND SOCIAL COMPLEX SYSTEMS IV, 2007, 3 : 199 - +
  • [8] FPGA implementation of base-N logarithm
    Tropea, Salvador E.
    2007 3rd Southern Conference on Programmable Logic, Proceedings, 2007, : 27 - 32
  • [9] FPGA Implementation of Fully Parallel Distributed Arithmetic Based DCT Architecture
    Kalyani, K.
    Omnath, P. P.
    Priyadarshani, K.
    Srinath, S.
    Rajaram, S.
    2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [10] FPGA implementation of a stereo matching processor based on window-parallel-and-pixel-parallel architecture
    Hariyama, M
    Kobayashi, Y
    Sasaki, H
    Kameyama, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (12) : 3516 - 3522
12345