A Wirelessly Powered High-Speed Transceiver for High-Density Bidirectional Neural Interfaces

被引:0
|
作者
Maghsoudloo, E. [1 ]
Rezaei, M. [1 ]
Gosselin, B. [1 ]
机构
[1] Univ Laval, Dept Elect & Comp Engn, Quebec City, PQ G1V 0A6, Canada
关键词
Wireless data transmission; High-speed; Full-duplex transceiver; High-density; Bidirectional brain machine interface; Wireless power transmission; Multicoil array; FREELY MOVING ANIMALS; SYSTEM;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a wirelessly powered, fully-integrated, low-power full-duplex transceiver to support high-density and bidirectional neural implants. The transmitter (TX) uses impulse radio ultra-wide band based on an edge combining approach, and the receiver (RX) uses a 2.4-GHz on-off keying narrow band topology. The proposed transceiver provides dual band 500-Mbps TX uplink data rate and 100 Mbps RX downlink data rate, and it is fully integrated into standard TSMC 0.18-mu m CMOS within a total size of 0.8 mm(2). The total measured power consumption is 10.4 mW in full duplex mode (5 mW at 100 Mbps for RX, and 5.4 mW at 800 Mbps or 6.7 pJ/bit for TX). The transceiver is wirelessly powered up by a smart home-cage system based on overlapped multicoil arrays through a thin implantable multicoil receiver of 1x1 cm(2) of size, implanted bellow the scalp of a laboratory mouse, and integrated power management circuits. This inductive system is designed to deliver up to 35.5 mW of power delivered to the load from a 13.56-MHz carrier signal with an overall power transfer efficiency above 5% across a separation distance ranging from 3 cm to 5 cm.
引用
收藏
页码:2565 / 2568
页数:4
相关论文
共 50 条
  • [1] Silicon photonics Optical Transceiver for High-speed, High-density and Low-power LSI Interconnect
    Hayakawa, Akinori
    Ebe, Hiroji
    Chen, Yanfei
    Mori, Toshihiko
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2016, 52 (01): : 19 - 26
  • [2] ESD Performance Evaluation of Powered High-Speed Interfaces
    Koch, Sebastian
    Gossner, Harald
    Gieser, Horst
    Maurer, Linus
    2015 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2015, : 1101 - 1105
  • [3] BICMOS, A TECHNOLOGY FOR HIGH-SPEED HIGH-DENSITY ICS
    KLOSE, H
    ZEHNER, B
    WIEDER, A
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 304 - 309
  • [4] BICMOS, a technology for high-speed/high-density ICs
    Zehner, Bernd
    Klose, Helmut
    Wieder, Armin
    Feige, Dieter
    Siemens Forschungs- und Entwicklungsberichte/Siemens Research and Development Reports, 1988, 17 (06): : 278 - 283
  • [5] BICMOS, A TECHNOLOGY FOR HIGH-SPEED HIGH-DENSITY ICS
    ZEHNER, B
    KLOSE, H
    FEIGE, D
    WIEDER, A
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1988, 17 (06): : 278 - 283
  • [6] Design of high-density interconnects for high-speed transmission
    Fu, Wanlin
    Kimura, Makoto
    Okada, Kenichi
    Sakai, Jun
    Masu, Kazuya
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 352 - +
  • [7] HIGH-SPEED HIGH-DENSITY CONTROL STORE.
    Creamer, M.K.
    IBM Technical Disclosure Bulletin, 1976, 18 (08): : 2478 - 2486
  • [8] The Electrical Design of High-speed and High-density ASIC Package
    Tao, Wenjun
    Li, Jun
    Zhou, Yunyan
    Wang, Qidong
    Cao, Liqiang
    Guidotti, Daniel
    Wan, Lixi
    2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 497 - 499
  • [9] HIGH-DENSITY PACKAGING TECHNIQUE FOR HIGH-SPEED MILITARY COMPUTERS
    TOLLEY, GE
    TIPTON, RW
    IEEE SPECTRUM, 1965, 2 (03) : 82 - &
  • [10] DESIGN OF HIGH-SPEED, HIGH-DENSITY CNNS IN CMOS TECHNOLOGY
    CRUZ, JM
    CHUA, LO
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1992, 20 (05) : 555 - 572