Concepts for hybrid CMOS-molecular non-volatile memories

被引:30
|
作者
Luyken, RJ [1 ]
Hofmann, F [1 ]
机构
[1] Infineon Technol, Corp Res, D-81739 Munich, Germany
关键词
D O I
10.1088/0957-4484/14/2/333
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Two types of hybrid CMOS-molecular memories with large scaling potential are discussed; resistive memories based on functional molecular layers and charge trapping devices with integrated nanotubes. For the first type, the resistive memory, crossbar cell and transistor cell architectures are compared. In the crossbar geometry the advantage of a dense cell geometry comes at the cost of more complex circuitry and complicated process technology, whereas the transistor cell has, in general, a lower area density, but enhanced read-write performance and reduced disturbance. However, using a specially designed vertical transistor architecture a cell size similar to that in the crossbar cell can be realized. The other concept for a highly scalable non-volatile memory is based on the integration of nanowires or nanotubes into standard silicon technology. In this memory cell, charges in the trapping layer shift the threshold voltages of nanotube-based transistors, while controlling and readout can be done by conventional CMOS electronics.
引用
收藏
页码:273 / 276
页数:4
相关论文
共 50 条
  • [1] Non-volatile memories
    Hidaka, Hideto
    Sofer, Yair
    Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2007,
  • [2] Voltage scaling: key to embedded non-volatile memories in advanced CMOS
    Montree, Andre
    2007 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), Proceedings of Technical Papers, 2007, : 88 - 89
  • [3] ERASABLE NON-VOLATILE MEMORIES
    JAVETSKI, J
    ELECTRONIC PRODUCTS MAGAZINE, 1982, 24 (13): : 37 - 40
  • [4] Function by defects at the atomic scale - New concepts for non-volatile memories
    Waser, Rainer
    Dittmann, Regina
    Salinga, Martin
    Wuttig, Matthias
    SOLID-STATE ELECTRONICS, 2010, 54 (09) : 830 - 840
  • [5] Function by Defects at the Atomic Scale - New Concepts for Non-Volatile Memories
    Waser, Rainer
    Wuttig, Matthias
    2009 PROCEEDINGS OF ESSCIRC, 2009, : 66 - +
  • [6] Non-Volatile Register based on hybrid Spintronics/CMOS technology
    Zhao, Weisheng
    Bethaire, Eric
    Chappert, Claude
    Javerliac, Virgile
    Mazoyer, Pascale
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2128 - +
  • [7] The scaling challenges of CMOS and the impact on high-density non-volatile memories
    L. Baldi
    Roberto Bez
    Microsystem Technologies, 2007, 13 : 133 - 138
  • [8] The scaling challenges of CMOS and the impact on high-density non-volatile memories
    Baldi, L.
    Bez, Roberto
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2007, 13 (02): : 133 - 138
  • [9] Conception of Integrated Hybrid Technology: CMOS-Molecular Electronic
    Boudjella, Aissa
    Shiun, Kuek Chian
    Yee, Ooi Chek
    Heong, Lee Chee
    ICED: 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, VOLS 1 AND 2, 2008, : 366 - 369
  • [10] Non-Volatile Memories for Removable Media
    Micheloni, Rino
    Picca, Massimiliano
    Amato, Stefano
    Schwalm, Helmut
    Scheppler, Michael
    Commodar, Stefano
    PROCEEDINGS OF THE IEEE, 2009, 97 (01) : 148 - 160