A Fully Integrated Broadband Sub-mmWave Chip-to-Chip Interconnect

被引:54
|
作者
Holloway, Jack W. [1 ,2 ,3 ]
Boglione, Luciano [4 ]
Hancock, Timothy M. [5 ,6 ]
Han, Ruonan [7 ]
机构
[1] Off Naval Res, Arlington, VA 22217 USA
[2] MIT, 77 Massachusetts Ave, Cambridge, MA 02139 USA
[3] Naval Res Lab, Washington, DC 20375 USA
[4] Naval Res Lab, Electromagnet Sci & Technol Div, Code 6850, Washington, DC 20375 USA
[5] DARPA Microsyst Technol Off, Arlington, VA 22203 USA
[6] MIT, RF Technol Grp, Lincoln Lab, Lexington, MA 02421 USA
[7] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
关键词
Chip-to-chip; dielectric waveguide; leaky wave antenna (LWA); power coupler; substrate integrated waveguide (SIW); sub-mmWave; traveling wave; MILLIMETER-WAVE; GUIDE; CMOS; FIBER; ANTENNA; GHZ;
D O I
10.1109/TMTT.2017.2660491
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new type of broadband link enabling extremely high-speed chip-to-chip communication is presented. The link is composed of fully integrated sub-mmWave on-chip traveling wave power couplers and a low-cost planar dielectric waveguide. This structure is based on a differentially driven half-mode substrate integrated waveguide supporting the first higher order hybrid microstrip mode. The cross-sectional width of the coupler structure is tapered in the direction of wave propagation to increase the coupling efficiency and maintain a large coupling bandwidth while minimizing its on-die size. A rectangular dielectric waveguide, constructed from Rogers Corporation R3006 material, is codesigned with the on-chip coupler structure to minimize coupling loss. The coupling structure achieves an average insertion loss of 4.8 dB from 220 to 270 GHz, with end-to-end link measurements presented. This system provides a packaging-friendly, cost effective, and high performance planar integration solution for ultrabroadband chip-to-chip communication utilizing millimeter waves.
引用
收藏
页码:2373 / 2386
页数:14
相关论文
共 50 条
  • [41] NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators
    Xiao, Shanlin
    Guo, Yuhao
    Liao, Wenkang
    Deng, Huipeng
    Luo, Yi
    Zheng, Huanliang
    Wang, Jian
    Li, Cheng
    Li, Gezi
    Yu, Zhiyi
    Xiao, Shanlin (xiaoshlin@mail.sysu.edu.cn); Yu, Zhiyi (yuzhiyi@mail.sysu.edu.cn), 1966, Institute of Electrical and Electronics Engineers Inc. (28): : 1966 - 1978
  • [42] Carrier synchronisation for multiband RF interconnect (MRFI) to facilitate chip-to-chip wireline communication
    Li, Y.
    Cho, W. -H.
    Du, Y.
    Du, J.
    Huang, P. -T.
    Lee, S. J.
    Chang, M. -C. F.
    ELECTRONICS LETTERS, 2016, 52 (07) : 535 - 536
  • [43] Board-level Transceiver and Routing technologies for chip-to-chip optical interconnect architectures
    Alexoudi, Theoni
    Moralis-Pegios, Miltiadis
    Pitris, Stelios
    Terzenidis, Nikos
    Mitsolidou, Charoula
    Pleros, Nikos
    2019 8TH ANNUAL IEEE PHOTONICS SOCIETY OPTICAL INTERCONNECTS CONFERENCE (OI), 2019,
  • [44] Interconnect technique provides less-than-100-psec chip-to-chip delays
    Travis, B
    EDN, 1997, 42 (14) : 22 - 22
  • [45] NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators
    Xiao, Shanlin
    Guo, Yuhao
    Liao, Wenkang
    Deng, Huipeng
    Luo, Yi
    Zheng, Huanliang
    Wang, Jian
    Li, Cheng
    Li, Gezi
    Yu, Zhiyi
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (09) : 1966 - 1978
  • [46] Low Power Laser Driver Design in 28 nm CMOS for on-Chip and Chip-to-Chip Optical Interconnect
    Belfiore, Guido
    Szilagyi, Laszlo
    Henker, Ronny
    Ellinger, Frank
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2015, 2015, 9662
  • [47] A Monolithically-Integrated Chip-to-Chip Optical Link in Bulk CMOS
    Sun, Chen
    Georgas, Michael
    Orcutt, Jason
    Moss, Benjamin
    Chen, Yu-Hsin
    Shainline, Jeffrey
    Wade, Mark
    Mehta, Karan
    Nammari, Kareem
    Timurdogan, Erman
    Miller, Daniel
    Tehar-Zahav, Ofer
    Sternberg, Zvi
    Leu, Jonathan
    Chong, Johanna
    Bafrali, Reha
    Sandhu, Gurtej
    Watts, Michael
    Meade, Roy
    Popovic, Milos
    Ram, Rajeev
    Stojanovic, Vladimir
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (04) : 828 - 844
  • [48] Miniaturized Integrated Butler Matrix for 180 GHz Chip-to-Chip Communication
    Jenning, Michael
    Plettemeier, Dirk
    2014 INTERNATIONAL WORKSHOP ON ANTENNA TECHNOLOGY: "SMALL ANTENNAS, NOVEL EM STRUCTURES AND MATERIALS, AND APPLICATIONS" (IWAT), 2014, : 47 - 50
  • [49] Integrated Silicon Nanophotonics for High-bandwidth Chip-to-Chip Communications
    2013 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2013,
  • [50] Integrated free-space optical interconnects for chip-to-chip communications
    Jahns, J
    FIFTH INTERNATIONAL CONFERENCE ON MASSIVELY PARALLEL PROCESSING, PROCEEDINGS, 1998, : 20 - 23