A hardware implementation in FPGA of the Rijndael algorithm

被引：0

作者：

Chitu, C ^{[1
]}

Chien, D ^{[1
]}

Chien, C ^{[1
]}

Verbauwhede, I ^{[1
]}

Chang, F ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA

来源：

2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Implementation in FPGA of the new Advanced Encryption Standard, Rijndael, was developed and experimentally tested using the Insight Development Kit board, based on Xilinx Virtex II XC2V1000-4 device. The experimental clock frequency was equal to 75 MHz and translates to the throughputs of 739 Mbit/s for Rijndael with block size and key size of 128 bits, respectively. This circuit has capability to handle encryption/decryption and fitted in one FPGA taking approximately 84% of the area. Our work supplements and extends other research efforts [1] [2].

引用

页码：507 / 510

页数：4

共 50 条

[1] FPGA Based Hardware Implementation of AES Rijndael Algorithm for Encryption and Decryption
Srinivas, N. S. Sai
Akramuddin, Md.
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 1769 - 1776
[2] An FPGA hardware implementation of the Rijndael block cipher
Dhoha, Chorfi
Ben Othman, Slim
Ben Saoud, Slim
IEEE DTIS: 2006 International Conference on Design & Test of Integrated Systems in Nanoscale Technology, Proceedings, 2006, : 351 - 354
[3] A high speed FPGA implementation of the Rijndael algorithm
Sever, R
Ismailoglu, AN
Tekmen, YC
Askar, M
Okcan, B
PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 358 - 362
[4] FPGA hardware implementation scheme for AQM algorithm
Yang, Xiao-Ping
Zheng, Nan
Chen, Hong
Wang, Ya-Jun
Jilin Daxue Xuebao (Gongxueban)/Journal of Jilin University (Engineering and Technology Edition), 2013, 43 (02): : 472 - 479
[5] FPGA hardware implementation of the LZMA compression algorithm
College of Integrated Circuits, Southeast University, Nanjing
210018, China
不详
210018, China
Beijing Hangkong Hangtian Daxue Xuebao, 3 (375-382):
[6] Hardware Implementation of KLMS Algorithm using FPGA
Ren, Xiaowei
Ren, Pengju
Chen, Badong
Min, Tai
Zheng, Nanning
PROCEEDINGS OF THE 2014 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2014, : 2276 - 2281
[7] The hardware implementation of a genetic algorithm model with FPGA
Tu, L
Zhu, MC
Wang, JX
2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 374 - 377
[8] FPGA based hardware implementation of Bat Algorithm
Ben Ameur, Mohamed Sadok
Sakly, Anis
APPLIED SOFT COMPUTING, 2017, 58 : 378 - 387
[9] AES hardware implementation in FPGA for algorithm acceleration purpose
Gielata, Artur
Russek, Pawel
Wiatr, Kazimierz
ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 137 - 140
[10] Hardware implementation of block matching algorithm with FPGA technology
Loukil, H
Ghozzi, F
Samet, A
Ben Ayed, MA
Masmoudi, N
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 542 - 546

← 1 2 3 4 5 →