Three-dimensional integration of nanotechnologies for computing and data storage on a single chip

被引:668
作者
Shulaker, Max M. [1 ,2 ]
Hills, Gage [1 ]
Park, Rebecca S. [1 ]
Howe, Roger T. [1 ]
Saraswat, Krishna [1 ]
Wong, H. -S. Philip [1 ]
Mitra, Subhasish [1 ,3 ]
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
[2] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
[3] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA
关键词
CARBON; CIRCUITS; MOSFETS;
D O I
10.1038/nature22994
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
The computing demands of future data-intensive applications will greatly exceed the capabilities of current electronics, and are unlikely to be met by isolated improvements in transistors, data storage technologies or integrated circuit architectures alone. Instead, transformative nanosystems, which use new nanotechnologies to simultaneously realize improved devices and new integrated circuit architectures, are required. Here we present a prototype of such a transformative nanosystem. It consists of more than one million resistive random-access memory cells and more than two million carbon-nanotube field-effect transistors-promising new nanotechnologies for use in energy-efficient digital logic circuits(1-3) and for dense data storage(4)-fabricated on vertically stacked layers in a single chip. Unlike conventional integrated circuit architectures, the layered fabrication realizes a three-dimensional integrated circuit architecture with fine-grained and dense vertical connectivity between layers of computing, data storage, and input and output (in this instance, sensing). As a result, our nanosystem can capture massive amounts of data every second, store it directly on-chip, perform in situ processing of the captured data, and produce 'highly processed' information. As a working prototype, our nanosystem senses and classifies ambient gases. Furthermore, because the layers are fabricated on top of silicon logic circuitry, our nanosystem is compatible with existing infrastructure for silicon-based technologies. Such complex nano-electronic systems will be essential for future high-performance and highly energy-efficient electronic systems(5).
引用
收藏
页码:74 / +
页数:19
相关论文
共 30 条
[1]  
Aly MMS, 2015, COMPUTER, V48, P24, DOI 10.1109/MC.2015.376
[2]  
[Anonymous], 2014 IEEE INT EL DEV
[3]  
Batude P., 2011, P INT EL DEV M IEEE, P7
[4]   Medium-scale carbon nanotube thin-film integrated circuits on flexible plastic substrates [J].
Cao, Qing ;
Kim, Hoon-sik ;
Pimparkar, Ninad ;
Kulkarni, Jaydeep P. ;
Wang, Congjun ;
Shim, Moonsub ;
Roy, Kaushik ;
Alam, Muhammad A. ;
Rogers, John A. .
NATURE, 2008, 454 (7203) :495-U4
[5]  
Chang L., 2012, IEEE INT EL DEV M IE
[6]   DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].
DENNARD, RH ;
GAENSSLEN, FH ;
YU, HN ;
RIDEOUT, VL ;
BASSOUS, E ;
LEBLANC, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268
[7]   Device scaling limits of Si MOSFETs and their application dependencies [J].
Frank, DJ ;
Dennard, RH ;
Nowak, E ;
Solomon, PM ;
Taur, Y ;
Wong, HSP .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :259-288
[8]   Sub-10 nm Carbon Nanotube Transistor [J].
Franklin, Aaron D. ;
Luisier, Mathieu ;
Han, Shu-Jen ;
Tulevski, George ;
Breslin, Chris M. ;
Gignac, Lynne ;
Lundstrom, Mark S. ;
Haensch, Wilfried .
NANO LETTERS, 2012, 12 (02) :758-762
[9]   Nanotube molecular wires as chemical sensors [J].
Kong, J ;
Franklin, NR ;
Zhou, CW ;
Chapline, MG ;
Peng, S ;
Cho, KJ ;
Dai, HJ .
SCIENCE, 2000, 287 (5453) :622-625
[10]   Enabling technologies for 3D chip stacking [J].
Leduc, Patrick ;
Di Cioccio, Lea ;
Charlet, Barbara ;
Rousseau, Maxime ;
Assous, Myriamn ;
Bouchu, David ;
Roule, Anne ;
Zussy, Marc ;
Gueguen, Pierric ;
Roman, Antonio ;
Rozeau, Olivier ;
Heitzmann, Michel ;
Nieto, Jean-Pierre ;
Vandroux, Laurent ;
Haumesser, Paul-Henri ;
Quenouillere, Remi ;
Toffoli, Alain ;
Sixt, Pierre ;
Maitrejean, Sylvain ;
Clavelier, Laurent ;
Sillon, Nicolas .
2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, :76-78