Fabrication of advanced La-incorporated Hf-silicate gate dielectrics using physical-vapor-deposition-based in situ method and its effective work function modulation of metal/high-k stacks

被引:12
作者
Arimura, Hiroaki [1 ]
Oku, Yudai [1 ]
Saeki, Masayuki [1 ]
Kitano, Naomu [1 ]
Hosoi, Takuji [1 ,2 ]
Shimura, Takayoshi [1 ]
Watanabe, Heiji [1 ,2 ]
机构
[1] Osaka Univ, Dept Mat & Life Sci, Grad Sch Engn, Suita, Osaka 5650871, Japan
[2] Osaka Univ, Res Ctr Ultra Precis Sci & Technol, Grad Sch Engn, Suita, Osaka 5650871, Japan
关键词
annealing; elemental semiconductors; hafnium compounds; high-k dielectric thin films; lanthanum compounds; leakage currents; MIS structures; silicon; silicon compounds; vapour deposition; work function; X-ray photoelectron spectra; TRANSISTORS; OXIDATION;
D O I
10.1063/1.3284952
中图分类号
O59 [应用物理学];
学科分类号
摘要
Lanthanum (La) incorporation into Hf-silicate high-permittivity (high-k) gate dielectrics was conducted using a physical-vapor-deposition (PVD)-based in situ method. PVD-grown metal Hf, La, and Hf-La alloys on base SiO2 oxides received in situ annealing to form high-quality HfLaSiO dielectrics, and subsequent deposition of metal gate electrodes was carried out to fabricate advanced metal/high-k gate stacks without breaking vacuum. The in situ method was found to precisely control La content and its depth profile and to tune the effective work function of metal/high-k stacks. Remarkable leakage current reduction of almost seven orders of magnitude compared with conventional poly-Si/SiO2 stacks and excellent interface properties comparable to an ideal SiO2/Si interface were also achieved at an equivalent oxide thickness of around 1.0 nm. Our x-ray photoelectron spectroscopy analysis revealed that, as previously suggested, effective work function modulation due to La incorporation is attributed to the interface dipole (or localized sheet charge) at the bottom high-k/SiO2 interface, which is crucially dependent on the La content at the interface. Moreover, it was found that high-temperature annealing causing interface oxide growth leads to redistribution of La atoms and forms the uppermost La-silicate layer at the metal/high-k interface by releasing the dipole moment at the bottom high-k/SiO2 interface. Based on these physical and electrical characterizations, the advantages and process guidelines for La-incorporated dielectrics were discussed in detail.
引用
收藏
页数:9
相关论文
共 31 条
  • [1] Alshareef H.N., 2006, S VLSI TECHNOLOGY, P7, DOI DOI 10.1109/VLSIT.2006.1705190
  • [2] Structural optimization of HfTiSiO high-k gate dielectrics by utilizing in-situ PVD-based fabrication method
    Arimura, Hiroaki
    Horie, Shinya
    Oku, Yudai
    Minami, Takashi
    Kitano, Naomu
    Kosuda, Motomu
    Hosoi, Takuji
    Shimura, Takayoshi
    Watanabe, Heiji
    [J]. APPLIED SURFACE SCIENCE, 2008, 254 (19) : 6119 - 6122
  • [3] Excellent electrical properties of TiO2/HfSiO/SiO2 layered higher-k gate dielectrics with sub-1 nm equivalent oxide thickness
    Arimura, Hiroaki
    Kitano, Naomu
    Naitou, Yuichi
    Oku, Yudai
    Minami, Takashi
    Kosuda, Motomu
    Hosoi, Takuji
    Shimura, Takayoshi
    Watanabe, Heiji
    [J]. APPLIED PHYSICS LETTERS, 2008, 92 (21)
  • [4] Cartier E, 2005, 2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P230
  • [5] High quality La2O3 and Al2O3 gate dielectrics with equivalent oxide thickness 5-10Å
    Chin, A
    Wu, YH
    Chen, SB
    Liao, CC
    Chen, WJ
    [J]. 2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 16 - 17
  • [6] Selective desorption of interfacial SiO2
    Copel, M
    [J]. APPLIED PHYSICS LETTERS, 2003, 82 (10) : 1580 - 1582
  • [7] Atomic beam deposition of lanthanum- and yttrium-based oxide thin films for gate dielectrics
    Guha, S
    Cartier, E
    Gribelyuk, MA
    Bojarczuk, NA
    Copel, MC
    [J]. APPLIED PHYSICS LETTERS, 2000, 77 (17) : 2710 - 2712
  • [8] Hauser JR, 1998, AIP CONF PROC, V449, P235
  • [9] Hobbs C., 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407), P9, DOI 10.1109/VLSIT.2003.1221060
  • [10] Engineering High Dielectric Constant Materials for Band-Edge CMOS Applications
    Jagannathan, H.
    Narayanan, V.
    Brown, S.
    [J]. PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 6, 2008, 16 (05): : 19 - +