共 50 条
- [31] EXHAUSTIVE TESTING OF STUCK-OPEN FAULTS IN CMOS COMBINATIONAL-CIRCUITS IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1988, 135 (01): : 10 - 16
- [32] On modeling and testing of lithography related open faults in nano-CMOS circuits Proceedings -Design, Automation and Test in Europe, DATE, 2008, : 616 - 621
- [33] On modeling and testing of lithography related open faults in nano-CMOS circuits 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 533 - 538
- [34] Two modeling techniques for CMOS circuits to enhance test generation and fault simulation for bridging faults PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 165 - 170
- [35] An efficient I-DDQ test generation scheme for bridging faults in CMOS digital circuits 1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 74 - 78