Response-time analysis for fixed-priority systems with a write-back cache

被引:3
作者
Davis, Robert I. [1 ,2 ]
Altmeyer, Sebastian [3 ]
Reineke, Jan [4 ]
机构
[1] Univ York, Real Time Syst Res Grp, York, N Yorkshire, England
[2] INRIA, Paris, France
[3] Univ Amsterdam, Amsterdam, Netherlands
[4] Saarland Univ, Fac, Saarland Informat Campus, Saarbrucken, Germany
基金
英国工程与自然科学研究理事会;
关键词
Write-back cache; Cache-related preemption delays (CRPD); Schedulability analysis; Fixed priority scheduling; Real-time; PREEMPTION DELAY; SCHEDULING ANALYSIS; SCHEDULABILITY; BEHAVIOR;
D O I
10.1007/s11241-018-9305-z
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper introduces analyses of write-back caches integrated into response-time analysis for fixed-priority preemptive and non-preemptive scheduling. For each scheduling paradigm, we derive four different approaches to computing the additional costs incurred due to write backs. We show the dominance relationships between these different approaches and note how they can be combined to form a single state-of-the-art approach in each case. The evaluation explores the relative performance of the different methods using a set of benchmarks, as well as making comparisons with no cache and a write-through cache. We also explore the effect of write buffers used to hide the latency of write-through caches. We show that depending upon the depth of the buffer used and the policies employed, such buffers can result in domino effects. Our evaluation shows that even ignoring domino effects, a substantial write buffer is needed to match the guaranteed performance of write-back caches.
引用
收藏
页码:912 / 963
页数:52
相关论文
共 58 条
  • [41] Lunniss W., 2012, Proceedings of the 20th International Conference on Real-Time and Network Systems, P161
  • [42] Lunniss W, 2014, LEIBNIZ T EMBED SYST, V1, DOI 10. 4230/LITES-v001-i001-a001
  • [43] Cache related pre-emption delays in hierarchical scheduling
    Lunniss, Will
    Altmeyer, Sebastian
    Lipari, Giuseppe
    Davis, Robert I.
    [J]. REAL-TIME SYSTEMS, 2016, 52 (02) : 201 - 238
  • [44] Lv Mingsong, 2016, LEIBNIZ T EMBEDDED S, V3
  • [45] Ramaprasad H, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P148
  • [46] Scalable real-time system design using preemption thresholds
    Saksena, M
    Wang, Y
    [J]. 21ST IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2000, : 25 - 34
  • [47] Cache and pipeline sensitive fixed priority scheduling for preemptive real-time systems
    Schneider, J
    [J]. 21ST IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2000, : 195 - 204
  • [48] Data cache organization for accurate timing analysis
    Schoeberl, Martin
    Huber, Benedikt
    Puffitsch, Wolfgang
    [J]. REAL-TIME SYSTEMS, 2013, 49 (01) : 1 - 28
  • [49] Sen Rathijit., 2007, Proceedings of the 7th ACM IEEE International Conference on Embedded Software, EMSOFT '07, P203
  • [50] Design issues and tradeoffs for write buffers
    Skadron, K
    Clark, DW
    [J]. THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, 1997, : 144 - 155