Impact of crystalline phase of Ni-FUSI gate electrode on bias temperature instability and gate dielectric breakdown of HfSiON MOSFETs

被引:2
|
作者
Terai, Masayuki [1 ]
Onizawa, Takashi [1 ]
Kotsuji, Setsu [1 ]
Ikarashi, Nobuyuki [1 ]
Toda, Akio [1 ]
Fujieda, Shinji [1 ]
Watanabe, Hirohito [1 ]
机构
[1] NED Corp, Devices Rs Labs, Kanagawa 2291198, Japan
关键词
mechanical strain; metal/high-k gate stack; negative bias temperature instability (NBTI); phase-controlled Ni-full-silicide; (PC-Ni-FUSI); positive bias temperature instability (PBTI); time dependent dielectric breakdown (TDDB) reliability;
D O I
10.1109/TED.2006.890266
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We investigated the influences of gate metals (n(+)/P+ poly-Si, Ni silicide (NiSi), Ni3Si) on the time dependent dielectric breakdown (TDDB) reliability and negative/positive bias temperature instability (NBTI/PBTI) of phase-controlled Ni-full-silicide (Ni-FUSI)/HfSiON/SiO2 FETs. The TDDB reliability of NiSi-electrode n-FETs was comparable to that of n(+)-poly-Si-electrode n-FETs. However, further Ni enriching of the electrode to Ni3Si degraded the reliability. A degradation of the base SiO2 layer seems to have been responsible for this. A higher compressive strain was observed for the Ni3Si sample, which may have caused the degradation of the bottom SiO2. In contrast, the TDDB reliability of p-FETs improved much by using Ni3Si. We attribute this improvement to the lower cathode energy and/or the absence of boron in the gate electrode. The PBTI of the n-FETs was negligible and was not degraded by Ni enrichment of the gate electrode and additional annealing, suggesting that HfSiON was stable against the Ni-FUSI process. The threshold voltage (V-T) shift in NBTI of p-FETs did not depend much on the gate materials. The major component of the V-T shift in NBTI, however, was changed by Ni enriching from the generation of interface traps to the trapping of holes by the HfSiON bulk.
引用
收藏
页码:483 / 491
页数:9
相关论文
共 50 条
  • [21] Positive Bias Temperature Instability Degradation of InGaAs n-MOSFETs with Al2O3 Gate Dielectric
    Jiao, G. F.
    Cao, W.
    Xuan, Y.
    Huang, D. M.
    Ye, P. D.
    Li, M. F.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [22] Improvement of Positive Bias Temperature Instability Characteristic in GaN MOSFETs by Control of Impurity Density in SiO2 Gate Dielectric
    Yonehara, T.
    Kajiwara, Y.
    Kato, D.
    Uesugi, K.
    Shimizu, T.
    Nishida, Y.
    Ono, H.
    Shindome, A.
    Mukai, A.
    Yoshioka, A.
    Kuraguchi, M.
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [23] Gate Stack Reliability of MOSFETs With High-Mobility Channel Materials: Bias Temperature Instability
    Gong, Xiao
    Liu, Bin
    Yeo, Yee-Chia
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2013, 13 (04) : 524 - 533
  • [24] Positive bias temperature instability of SiC-MOSFETs induced by gate-switching operation
    Murakami, Eiichi
    Furuichi, Takahiro
    Takeshita, Tatsuya
    Oda, Kazuhiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2017, 56 (04)
  • [25] A new observation of enhanced bias temperature instability in thin gate oxide p-MOSFETs
    Mahapatra, S
    Kumar, PB
    Alam, MA
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 337 - +
  • [26] Impact on Performance, Positive Bias Temperature Instability, and Time-Dependent Dielectric Dreakdown of n-Type Field Effect Transistors Incorporating Mg into HfSiON Gate Dielectrics
    Sato, Motoyuki
    Nabatame, Toshihide
    Aoyama, Takayuki
    Nara, Yasuo
    Ohji, Yuzuru
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (05) : 05DD011 - 05DD014
  • [27] Interface dipole mechanism and NMOS Ni-FUSI gate work function engineering using rare-earth metal (RE)-Based dielectric interlayers
    Lim, Andy Eu-Jin
    Fang, Wei-Wei
    Liu, Fangyue
    Lee, Rinus T. P.
    Samudra, Ganesh S.
    Kwong, Dim-Lee
    Yeo, Yee-Chia
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 32 - 33
  • [28] Positive Gate Bias and Temperature-Induced Instability of α-InGaZnO Thin-Film Transistor With ZrLaO Gate Dielectric
    Huang, X. D.
    Song, J. Q.
    Lai, P. T.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 1899 - 1903
  • [29] Correlation of Negative Bias Temperature Instability and Breakdown in HfO2/TiN Gate Stacks
    Rahim, N.
    Misra, D.
    DIELECTRICS FOR NANOSYSTEMS 4: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING, 2010, 28 (02): : 323 - 330
  • [30] Threshold voltage instability of SiC MOSFETs under very-high temperature and wide gate bias
    Chen, Cong
    Cai, Yumeng
    Sun, Peng
    Zhao, Zhibin
    IET POWER ELECTRONICS, 2024, 17 (15) : 2393 - 2404